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ABSTRACT 
Volume II of this report presents a feasibility analysis and 
trade-offs for a One Way Doppler Extractoi using digital VCO 
te~hniques. The method of doppler measurement involves the use of / 
a digital phase lock loop. Once this lo~p is locked to the in-
coming signal~ the precise frequenc~ and hence the doppler compo-
nent can be determined directly from the contents of the digital 
contr6l register. Since the regist~r size determine~ the system's 
quantization error, it can be made arbttrarily small by carrying 
a sufficient number of bits. Other errors are due to the signal-
to-noise ratio and the reference oscillator stability. The only 
serious error source is due to internally generated noise. 
!l Techniques are presented for minlmizing this error source and 
achieving an accuracy of 0.01 Hz in a one second averaging period. 
} 
iJ 
• 
, 
A number of digitally controlled oscillators are analyzed from 
a performance and complexity point of view. The most promising 
t~chnique uses an arithmetic synthesizer as a digital waveform 
generator. RCA 1s currently designing an LSI array as part of 
an arithmeti~ synthesizer 'developmen~ using CMOS/SOS ~echnol~gy 
for minfmum power dissipation Cl~ clc)ck rates up to 20 MHz. A 
configuration of a .One Way Doppler Extractor making use of this 
development is recommended for future exploitation. 
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FOREWORD 
Thl's is a final report for NASA Contract' NAS 9-13517 covering 
the period from 1 July 1973 to 1 November 1974. The program 
The overall program was conducted under the direction of 
Edward Nossen. Both feasibility studies were carried out by 
Eugene Starner. The breadboard development was directed by 
Seymour Klein; major contributors to the breadboard develop-
ment we~e Richard Blasco, Daniel Hampel and John Yanosov. The 
preliminary design of flight hardware was also headed up by 
Seymour Klein. 
Volume 1 of t.his report contains 3 parts: 
Part 1 
Part 2 
Pa rt' 3 
The feasibility study and trade-off analysis 
Breadboard development 
Flight hardware design 
Volume 2 of this rep6rt cove~s the feasibility study of digital' 
VCO tec~niques. Dr. Stephen Goldman's assistance in the prepara-
tion ~f that volume is greatly appreciated. 
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SECTION 1 
" 
INTRODuctION ANn SUMMARY 
j 
I' : Volume 1 has described the vernier technique of doppler extraction 
I • and the test results obtained from the breadboard equipment. While 
the'vernier technique has demonstrate~ a great improvement in 
, 
: 
doppler resolution compared to previous techniques, there are some 
constraints. For example, the delay time between a count command and 
its execution is dependent on the desired resolution and the doppler 
frequency. In applications where delay time is of little importance, 
the vernier technique can provide a resolution which is comparable 
to the limitations imposed by the best oscillator. However, when a 
'rapid response is ,sought the resolution may have to be degraded 
intentionally. 
RCA has continued to sear~h for techniques for doppler extraction 
'which can provide arbitrarily small doppler resol~tion at piactica11y 
• ze~o d~lay times. Furthermore, these tichniques must be relatively 
inexpensive to implement for wide spread application, and must be 
pac k a gab 1 e ina sma 11 vol u mea n d con s u'm eli ttl e p owe r for s p ace 0 r 
portable environ~ents. 
"The digital technology has advanced at a rapid pace in recent years. 
Both ends of the spectrum have progressed. Counting circuits oper-
ating at speeds of 500 MHz are readily available, but at the expense 
of power dissipation. It is thus possible to achieve excellent doppler 
~,resolution and speed of response by employing high speed clocks and 
counters to measure the period of doppler cycles. T~e complexity, 
pow~r dissipation and cost of using such high speed circuits does 
not make th";s an attractive solution; On the other. hand., with the 
advent of relatively inexpe~sive Large Scale Integration (LSI) 
digital technology, it is now possible to perform many frequency 
sYnthesis and measurement functions in a more digital fashion. Use 
olf thousands of gates or hundreds of fli'p-flops is no longer a 
, ' ' 
deterrent to digital implementations, s~nce this may now repres~nt 
one cir a few LSI ar~ays, which are designed and produced by autbmated 
'techniques. The pow~r consumpti~n of these LSI chips is also v~ry 
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~mall, particularly when CMOS technology i~ used. 
T~isvolume reports on various digitally controlled oscillator 
techniques and th~ir application tb the preciiion Measurement of 
dopp1er frequencies. The basic concept employs such a digitally 
controlled oscillator in a phase locked loop, which acquires, tracks 
and measures the doppler frequency. The nominal value of the in-
~oming frequency is represented by a digital numb~r, which in turn 
controls the reference frequency synthesizer. At phase lock the 
ihcoming frequency 'and the generated freq~ency are identical, since 
only a sMall phase error will exist. The precision of the frequency 
. 
measurement is unlimited, since it merely requires a few more bits in 
the con~ro1 registers to split one cycle of doppler t~ an ever smaller 
fraction, For example, a 20 bit register could provide a resolution 
of one millionth of a doppler cycle. 
The accuracy of the doppler measurement depends on the usual external 
parameters. In a one way doppler measuremen~ the accuracy and sta-
bility of'the frequency stindard is the most serious limitation. In 
two way doppler system~ wtth a common transmit and receive osci1lato~ 
this is a much less serious problem. The signa1-to-noise ratiB at 
the receiver output also affects the doppler accuracy~ In general, 
when the receiver is used for voice or data communication, the received 
powe~ ~s more than adequate to obtain a,high signa1-to-noise,ratio on 
~he doppler shifted carrier component. Residual carrier systems' 
provide t~is carrier compDnent directly, while the newer suppressed 
~arrier modulation techniques provide strong reconstructed carrier 
¢ompo~ents to allow error free data demodulation. A carrier signa1-
to-noise ratio ~f 24 dB 'or better is sufficient to achieve a 0.01 Hz 
'doppler accuracy in a one second period. The signa1-to-~oise ratio 
can be ~ontro11ed by making the loop bandwidth relativelY narrow, 
although a 335 Hz minimum bandwidth is required to track the doppler 
rate,~ith minimum error. The loop acquisition time is also 
influenced by the loop bandwidth. But again the acquisition time is 
. ,: s',u ff i c i en t 1 y s h 0 rtf 0 r the ban d wid t h d i c tat e d by the do p P 1 err ate 
trjckin~ r~q~irement . 
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With all these performance advantages and the potenti.a1 for low cost 
LSI implementation there must be a disadvantage. The only problem 
In the arithmetic sYnthesizer type of digit~lly controlled oscillator 
,is internally generated noise due to sampling and quantization of the 
digital waveform generation process. While the digital logic can 
e a s i 1 y use 20 0 rev e n 30 bit s, the p rae tic all i mit 0 flo w cos t dig ita 1 -
to-analog converters is 10 to 12 bits at the present time. A 16 bit 
D/A con~erter is available but it t5 large and slow, and therefore 
o~ly suitable for the generation of lower frequency waveforms. A 
10 bit D/A converter produces a noise floor of 60 dB, which is 
perfectly adequate for doppler extractioQ. However, if the synthe-
$ized waveform is to be multiplied by ~ factor of about 100 to inter-
fac~ at 76 MHz, the noise will be increased'by 40 dB. The internal 
noise will now limit the doppler measurement accuracy. Other noise 
's6urces in the frequency synthesis process, such as spurious fre-
quenci~~, behave in a similar fashion. Several techniques for the 
reduction of spurious frequencies are presented, and further work in 
this area is recommended as' part of future efforts .. To mi,nimize 
the effect of internally generated noise, it is most desirable to use 
the digital synthesizer at output frequencies of about one mega-
hertz or less, instead of multiplying its output. Consequently the 
incoming doppler signal on a 76 MHz or 19 MHz bias frequency should be 
tr~nslated by means.of a stable, fixed oscillator to about 1 MHz or 
less. For the USB transponder the 76.083 MHz interface signal.can be 
translated to 1.083 MHz by means of a stable 75 MHz oscillator, as 
currently used ~n the vernier breadboard. The digitally controlled 
phase lock loop can then extract doppler with a 0.01 Hz ~ccuracy in 
. a one second averaging period. 
RCA is currently deVeloping an LSI version of an arithmetic synthesizer 
under an Air Force contract. The arithmetic synthesizer or digital 
waveform generator has been fou~d to be the most promising solution 
folr LSI integration and hence low production cost for digital' , 
frequency synthesize~s. The digital waveform generator is covered by 
an RCA patent (#3~899l4) whi~h is reproduced in App~ndix A. In the 
L~I version of this synthesizer all digital functions will be 
integrated on a single array using silicon gate, double epitaxial 
CMOS/SOS technology. The design will allow operation at clock rates 
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up to 20 MHz at very low power consumption~ The basic digital 
~rray will, contain a stackabie 8 stage synthesizer. Three LSI chips 
can thus provide a 24 bit sy~thesizer to satisfy the doppler 
.extracto~ requirements. 
It is recommended that a doppler extractor breadboard using the 
digital waveform generation techniques be huilt to verify the 
analytical perf~rmance predictions. From thi.s breadboard accurate 
flight hardware projections can then also be made. 
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SECTION 2 
DIGITAL veo DOPPLER EXTRACTOR 
2. 1 GENERAL TECHNIQUE DESCRIPTION 
... 
A digital veo (DVeO) is a frequency synthesizing device whose 
Ol,Jtput frequency is· precisely specified by a digital number 
programmed into a frequency register. By changing the number 
1n the register the output frequency .'is change~ proportionately. 
The~e are several methods of implementing a oveo, but in general, 
all of the technique~ convert a stable known reference frequency 
(clock frequency) to the desired output frequency by arithmetic 
operations on the digital frequency register number and/or the 
clock frequency. Figure 2-1 shows a functional di~gram of a 
typical digitally controlled oscillator. Since there are no 
bandwidth limiting devices in. the oveo, the output frequency is 
changed almost immediately after ~he register number is changed. 
To' extract doppler information from a doppler reference signal, 
the di,gital veo can be phase locked to the doppler reference 
in such a w~y that the feedback error signal controls the 
frequency register number and maintains phase lock. This i~ ~hown 
in the block diagram of Figure 2-2. The phase detector output 
error signal is low pass filtered and fed to an analog to digital 
cun~erter (AID). The.numerical output of the AID converter is 
used to change the frequency register so that the Dveo ootput . 
frequency remains in p~ase lock to the doppler reference Signal. 
At phase lock, the oveo frequency and the doppler refere~ce 
frequency are equal. Thus, the digital number in the frequency 
register is proportional (or functionally rela~ed) to the doppler 
reference Signal. By monitoring the register number ihe doppler 
reference frequency, and he~ce the doppler frequency, can be 
determined. By continuous monitoring of the register number 
" 
t.tie time hist,?ry of the doppler frequency can ,Qe determined. 
the rate a't which the frequency register is updated is governed 
by the bandwidth of the low pass loop filter. Wide bandwidths 
~l~o~ ~~p~d updates and low phase error between the register 
,number and the doppler reference frequ~ncy. Howe~er, they also 
admit more noise. 
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Acquisition of the doppler reference by the DVCD can be accomplished 
.. . 
simply by presetting the desired number in the frequency register. 
If the ·doppler reference .is known tc? within the loop bandwidth, 
acquisition should occur almost i'mmediately •. A sweep acquisitio,n 
can be implemented by periodically increasing (or decreasing) the 
register number by a constant increment. The DVCD frequency will 
,.-
then be stepped in precise frequency increments. When acquisition 
occurs the ~egister incrementing device can be removed. 
2.2 S-BAND TRANSPDNDER INTERFACE TECHNIQUES 
In order to extract the doppler ,information from an S-band trans-
ponder, the digital VCD can be phase locked io any suitable doppler 
reference signal in the transponder. With the present transponder 
designs, a doppler reference signal exists at either the transponder 
yeO output ( ~ 19 MHz) or a times 4 VCD output (~ 76 MHz). 
If the speed of the arithmetic "logic in the DVCD allows generation 
of frequencies as high as those listed above, the DVCD can be 
directly phase locked to either the 19 MHz 6r 76 MHz interface. 
However, in several DVCD implementations the ~utput freqtiency is 
.limited to a few megahertz, primari1~ caused by the speed of the 
arithmetic proc~ssor logic. With these DVCD implementations, the 
DyeD frequency can be multiplied td the transponder interface 
frequency with the u·se of a multiplying phase locked oscillator. 
This multiplied frequency is then phase locked to the transponder 
interface. A block diagram of this technique is shown in 
Figure 2-3. 
Alternatively, the DVCD frequency could be translated to the 
transponder interface frequency by mixing the DVCD frequency 
with a fix~d clock derived frequency. A block diagram of this 
technique is shown in Figure 2-4. This technique has the 
advan.tag'e of re·ta ining a higher percentage of the S-b,and 
doppler shift on the fr~quency. register output and also does not 
multiply the phase noise on the DVCD output. 
A third possible interface bet\'leen the DVeD and ·the S-band trans-
ponder' is ·to use t,he DVeD as a local 'oscillator for the tranis-
ponder. A block diagram of the technique is shown in Figur~ 2-5. 
, I 
~n this. configura~ion the DyeD supp1ies,al1 mixer injection: 
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frequencies and"obtains phase lock to the S-band ~requency by 
means of the last mixer stage. This technique has the advantage 
of supplying a multi-frequency transponder capability combined 
with doppler extraction~ 
2.3 GENERAL SYSTEM REQUIREMENTS 
~egardless of the type of digital VCO used"f~r doppler extraction, 
some ·of the system parameters ~an be defined for all of the 
techniques. These include loop bandwidths, signal to noise levels, 
and doppler resolution (quantization level) of the digital VCO • 
It is desired to measure the doppler Off-set to an accuracy of 
approximately 0.2 cycles (0.1 Hz in a"O.5 second averaging time) 
referenced to the S-band doppler shift. However, since a very 
high degree of precision is attained by the digital VCO, a design 
goal of 0.01 cycles (0.01 Hz in lsecond of averaging) for each 
error source has been established as a baseline for system 
selection and trade-offs. With this level of precision some of 
the system parameters can be defined as described in the 
following paragraphs. 
2.3.1 OVCO TRACKING LOOP BANDWIDTH 
In order for the digital VCO to maintain an accu'rate phase 
lock to the S-band interface frequency, the Dvcd loop bandwidth 
should be made very wide. When a doppler rate is present the 
tracking error increases and worst case tracking error occurs 
at the greatest doppler rate. From the Statement of Work the 
maximum doppler rate could be as high as + 4500 Hz/second 
(range rate acceleration of + 610 meters/;ec 2 a.t 2200 MHz 
S-band frequency). For a given loop bandwidth the tracking 
error is given in .reference (9) as: 
Q = a 
002 n 
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ea is the tracking eruor in cycles where 1 cycle 
equa 1 s 27T radians • 
• 
Fd is the maximum doppler rate 
Wn is the loop natural frequency 
BL is the loop bandwidth 
-With ea~ 0.01 cycles and Fd = 4500 Hz/sec then BL ;:" 335 Hz. 
This loop bandwidth is required regardless of the technique used 
t~ phase lock the DVCO to the transponder interface frequency. 
For example, if the interface frequency is 19 MHz, then the maximum 
doppler rate is divided by approximately 100. However, the DVCO 
must track this signal to an accuracy 100 times better, so that 
the tracking error referenced to S-band doppler is no greater 
. . 
than 0.01 cycles', Therefore Fd/4 ~ is a constant and the overall 
loop bandwidth of the DVCO phase locked loop must be ~ 335 Hz. 
This is the same as when the full doppler rate is being tracked; 
2.3.2 DVCO ACQUISITION LOOP BANDWIDTK 
If it is desired to have the digital VCO acquire the doppler 
shifted S-band i~terface frequency then the loop acquisition 
bandwidth must be sufficiently wide·t~ allow the ,Dvcd to pull in 
within a. reasonably short time '(a few seconds or less). From 
equation (4-31) of' reference (~) t~e time to acquire is given 
approximately by 
where 
't. ~) 
-r - '::: P - .." 
2. ~ IN"".:i 
T is the pull-in or acquisition time p. 
oAF is the maximum frequency off-set (2 
referenced toS-band = AW/2lr 
is the loop acquisition' bandwidth· 
.' 
B ~ 
1.. 
Fd rna x. ') 
is the doppler division ratio at.the transponder 
interface frequency. 
S is the .100p damping coefficient = 0.5 
W n is the loop na tu,ra 1 frequency' 
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The above formula is only valid if (from ,equations (4-30) and 
(4-4a) of Reference 9) : 
• 
2. V $ w'" K" V o. s: z..'lT~F < 2- x 2..Ba..x, Aw Bv 
.. 
'B\.. 
Af < . ;r2.e
v 
• If' 
wher~ev is the desired tracking error (0.01 cycles at S-0and 
• where 1 cycle = 211 radians). 
Figure,2-6 shows the maximum time to acquire as a fuhction of loop 
bandwidth and for the optional transponder interface frequencies. 
t rwo cri~eria are considered wh~n selecting the loop bandwidth BL: 
(1) the acquisition time and (2) the tracking error. With a 19 MHz 
interface frequency, the bandwidth required for less than 1 second 
of acqui,sition time is 180 Hz. However, 335 Hz is required for the 
• maximum tracktng error not to exceed 0.01 cycles. For the 76 MHz 
interface and the transponder local oscillator, the BL required 'for 
a maximum tracking error of 0.01 cycles is 335 Hz; Since this is 
less than the bandwidth BL required to acquire in 1 second, the 
, 1 sec:o n d a c qui sit i ,0 n ban d wid t h s 0 f 46 0 }I z (f 0 r the 76 MHz i n t e r face) 
and 4.2 kHz (for tran~ponder [.0.) determine the minimum B~. 
If faster acquisition times were desired, the Dveo acquisition could 
J be aided by means of a frequency sweeping circuit. An alternate 
techniql!e would be to'pre-set the DVeO to.a frequency closer to the 
'I 'true S-band frequency. Since the frequency is specified exactly by 
th~ digi'tal number this is easily accomplished, provided the instan-
. ' . 
It taneo~s S-band frequency is known accurately enough. 
, , 
~i gure 2-7 sho\\'s' the requi red accuracy to whi ch the S -band frequency 
,~ust be know~ in order to acquire wiihin one second. The data 
;), :':,a're sho\in ~s a function 'of the loop bandwidth and the type. of 
" tr~ns'pond~r '1 nterface •. Wi th the oveo used as the transponder 
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local oscillator an acquisition bandwidtQ of 3~5 Hz can be used if 
the instantaneous S-band frequency is known to within 2.9 kHz. 
Lower bandwidths can be used but only if the.S-band frequency is 
knm'in'to tighter tolerances than the abov'e. 
Bandwidths wider than the 335 Hz minimum tracking bandwidth are 
desirable both for better tracking enror and faster acquisition. The 
335 Hz bandwidth is a'minimum required lalue for,tracking to within 
.01 cycles,of the S-band frequency. However, the minimum bandwidth 
'of 335 Hz does se~ a requirement to be used for the selection of the 
digital veo technique, since only those ~echniques which can operate 
with bandwidths of 335 Hz or more are desirable. 
2.3.3 LOOP SIN LEVELS 
In addition to the dynamic tracking er.rol" caused by a doppler 
rate, an ~dditiona1 phase error (jitter) is caused by noise in the 
loop ~and\'lidth. As derived in Reference (1) and (9) this phase 
jitter caused a frequency jitter given by 
OJ= 1 
2 11 T V(S/N)LOOP 
where Gj,is the frequency jitter in Hertz 
T is the doppler aver.aging time 
and ,(SIN) Loop is the loop SIN level 
(Referenced to S-band) 
In the nominal 800 Hz bandwidth of the S-band transponder the 
above· equation results in a 24 dB SIN requirement if the frequency 
jitter is to be'O.Ol H~ (.01 cycles in 1 second).' 
If the d~gital veo is phase locked to the transpond~r veo output 
the 0 V e 0, w i1 1 t r a c k t his ,j itt err e s u 1 tin gin the abo v e f r e que n c y 
errors .. on the doppler measurement. If the digita~ veo contains 
add~tional noise this will add to the jitter causi~g a further 
increase ih the doppler error. The SjN requirement for the 
,.DVeO output reference frequency will depend on the technique for 
" . phase 'lo~ki~g' the DVeO to the transponder .interface frequency. 
The. requirements for the DVCO SIN levels are discussed in a. later 
section,for the three types of transponder interface. 
. : 
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SECTION 3 
DIGITAL VCO SELECTION 
3.1 IECHNIQUES TO OBTAtN A DIGITALLY CONTROLLED OSCILLATOR 
Several techniques exist to generate an output frequency which 
i s con t roll e d by a" dig i ta 1 n u m b e r • 0 net e c h n i que i saP r 0 9 ram-
mab1e Divide by N Phase Locked Oscillator in which a divided 
value bf the output frequency 1s compared against a divided value 
of a clock reference frequency. By programming the division 
ra.tios,.many different output frequencies can be generated • 
. 
Another technique is the Iterative Synthesizer which uses a 
combination of frequency division and mixing to obtain an output 
f r e que n c y pro po r t ion a 1 to a dig i ta 1 i n put n u m b e r • 
A third technique employs an Incremental Phase Modulator which , 
generates a controlled frequency offset from a given reference 
frequency. The offset is controlled by a digi'tal value stored 
in a r~gister. A fourth technique emplo~s an ari-thmetic synthe-
sizer which directly constructs a sine wave Signal by accumula-
tion of the digital number. A description of each of these 
techniques and their requirements is included in the following 
paragraphs. 
3.1.1 fB..QQRAMMABLE DIVIDE BY N PHASE LOCKED- OSCILLATOR 
Figure 3-1 presents a bloc k diagram of a -;.. N PLO. The 
reference oscillator output frequency fR is d i vi d ed by R and 
compared to the VCXO output freCtuency fs divided by No! The 
value of fs is changed by c ha ng i n9 N. When 
R 
the PLO phase locks with an output frequency of _fs' The 
smallest frequency steps (resolution) tbat fs can take are 
fs = N x fR 
R 
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programmable divider PLO is 10c~ed to the 19 MHz trans-
output directly, as shown in the figure, then a measure 
fractional doppler is obtained b, monitoring the number 
in the programmable divider. Since: 
19 t1Hz + Fd 
-
= N 
11 0.5 
= (r~ + n) 
o 
/ R 
where Fd/llO.5 is the doppler shift on the 19 MHz 
interface 
. 
No is the nominal value for N to produce a 
19 MHz (zero doppler) comparison frequency 
n is the change in No required.to track the 
divided doppler shift. 
Then: ~ \" 
'\L-F_Ud_= __ 1_1_0._5 __ n_( ___ :R ___ )~ 
If Fd is to be resolved to .01 Hz, then a one unit'change in n 
must result in a .01 HZ change in the computed doppler shift.' 
Tha tis: 
110.5(1) (!.L'= iI .01 
R, 
and 
c:::::::: 10-4 Hertz 
R 
,The frequency (fR/~) ,is the -i-N PLO sampling rate. Thus, for 
a 0.01 Hz resolution the sampling frequency ca'n be no,large'r· 
than ,10. 4 Hz. Since suppression of incidental frequency 
mod~]ation at the sampling frequency limits the PLO low pass 
filter to about one tenth the sampling frequency, the 
r.su1ting overall l~op bandwidth would be of the order of 
"10. 5 Bz. 'This band\'ddth is prohil:iitively narrow for 
,imp1~m~pt~tion as well as for initial acquisition and tracking ~f 
Clopp1er rates. Further, the VCXO would not remain locked to 
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fR/R due to VCXO phase noise frequency variations.· 
It might seem that the value of n could be averaged over a large 
number of samples, resu1ting in better resolution of the doppler. 
This would then allow a larger instantaneous error in the doppler 
measurement resulting in a higher PLO sampling rate. However, it 
is meaningless to sample the value of n in the register at any 
rate faster than the sampling rate since the value of n will not 
chang'e'in any time interval shorter than l/(fR/ R). Since 
l/(fR/R) is 100,000 seconds and n must be sampled at rates of 
at least once per second (even without averaging) to obtain the 
required accuracy, it is seen that this technique cannot achieve 
the desired resolution "lith even practical bandwidth, let alone' 
desired bandwidths of 300 Hz o~ more. 
A further detri~ental requirement for the configuration of 
Figure 3-1 is that the register containing (N+n) must contain 
-4 ' 
about 38 stages in order to generate a 10 Hz output frequency 
~rom a 19 MHz input frequency. The numb~r of sta'ges could be 
reduced by translation of fs t6 the 19 MHz interface, however, 
a 30 bit divider would be required even if the interface 
frequency were translated to only 100 kHz. For the above 
reasons the programmable divider PLO is not suitable for use 
as a digital VeO.doppler extractor. 
3.1.2 ITERATIVE SYNTHESIZER 
The iterative synthesizer generates an output reference frequency 
by multiple division and mixing (frequency summing) of a clock 
input frequency. Figure 3-2 shows a 6 stage (12 bit) iterative 
synthesizer in which each stage contains a 2 bit register and 
frequency divider •. Five fixed clock input frequencies are 
required as shown in the figure. These are F and four bus 
frequencies of 3F, 3F+ 6F, '3F+2~ F and 3F+3 .6 F. A 
detailed diagrafu pf the 4th stage is shown in the 
boxed-in. part of the fig~re. Depending'on the value of the 
2 bit number ifl the 4th stage of the frequency control unit 
(frequency register) the appropriate switch is closed to mix 
one of the 4 bus frequencies with the frequency output of the 
previous stage (or with the fundamental clo~k frequency for 
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the first or least significant stage). The sum frequency is 
filtered, divided by 4 ( or, R where R is the number of possible 
outputs per stage) and passed to the next ~tage to repeat the 
, , 
a'ljbve process. The output frequency can be stepped in unit in-
,1-1 
crements of AF/R from F to~ F+'R6.f (where R is the division 
ratio per stage 
register). The 
N10g 2R bits. 
and N is the number of stages in the freqpency 
tota'l capacity of the frequency register is 
I 
In order to track a ! 60 kHz doppler signal to a resolution 
of 0.01 Hz the minimum frequency step (bF/RN-l) must be 0.01 Hz 
and the tuning range (R D.F) must be equal to 120,000 Hz. That 
is: 
~F = .!1..D,000 
R 
6. F = 1 1"20,000 = 0.01 Hz 
-
. ' -~ .............. 
R N-l R N-1 R 
Thu s: N 1 2X 106 R = 
If R=4 then N=12 bi ts, a nd the to ta 1 ca pac i ty of the frequency 
register must be,24 ,bits. This syste'm has been built by RCA 
, , 
arid can, meet the requirements of high resolution (0.01 Hz 
in, 1 second), relatively wide tuning range (120 kHz) and high 
sp,~ctral purity. The spec·trum analyzer photographs of Figure 3-3 
S~O\,I that thi,s tech~igue is capable of producing a very clean 
siigna'i at RF frequencies (The frequency ,of the'signal~ shown· 
in th~ figure is 50 MHz). The unit could directly synthesize 
a76 ,f'1Hz RF .output and, could be phase locked to the transponder 
, ' 
at ·this frequency. Thus, in terms of performance, this system 
, , 
is' very attrac,tive for obtaining extraction of' 'high accuracy 
. ;" ; 
doppler me~surements. 
Howe v 'e r,. the s y s t e m r e qui res a v e r y 1 a r 9 e a m 0 u n t 0 f h a r d war e 
(12 mixers, 5 clock input frequenc'ies ~equiring 5 separate 
, 
'fixed.frequency synthesizers, 48 frequency selection switches 
and 24 low pass filters. Figure 3-4 lists the hardware 
., -,3-6' 
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~equirements for different values of R. As R increases the 
number of mixers and low pass filters decrease but the number 
of clock' input frequencies. increases. Thus, for space application I 
thi~ system is unattractive. 
The amount of hardware can be reduced, somewhat, by averaging 
the frequency register number. For example, if the iterative 
synthesizer is phase locked to the S-band interface frequency 
w1th a 400 Hz loop filter band\'Jidth, then the frequency register 
coUld be sampled and averaged at about a 400 Hz rate. Since 
th e s ta n dar d d e v i a t ion dec rea s e s a s the s qua r e roo t 0 f the 
number of samples then, over a one 'second averaging period, for 
. 
example, the doppler error is: 
UF d = J <JFd}i = 
~400' 
where lfFd is th,e averag~ doppler error over a one second 
per i 0 d; ( CJ'f d ) i . i s the i n' s t~ n ta n e 0 u s do P P 1 e r 
error. 
~inc~ the averaQed doppler error must be .01 Hz or better, the 
instantaneous doppler error can be 20 times largeror 0.2 Hz. 
Thus: 
but A F --.L.-l. . 
120,000 
R 
120,000 = 0.2 Hz 
Rn 
• •• Rn = 600,000 
If R = 4, . ~ hen n := lOb its and the t.o ta 1 cap a cit Y 0 f the f r e que n c y 
register must be 20 bits. However, even \'Iith this amount of 
aVerag1ng only l'stage i's eliminated in the iterative synthesizer 
and the total hardware must still' consist o·f 10 mixers, 5 clock 
inpu~ ~requencies and fixed frequency synthesiz~rs, 40 frequ~~cy 
selection switches. and 20 low pass f~lters~ 
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In consideration of the amount of hardware required this te~hnique 
is not considered applicab~e to a space hardwaI'e implementation 
of a digital VCO doppler extractor • 
i~1.3 INCREMENTAL PHASE MODULATOR (IPMi 
The principle of the incremental phase modulator is to generate 
a controlled freque~cy offset from'a clock frequency f c ' 
, 
The method by which the incremental ~hase modulator or serra dyne 
unit translates,fc is analogous to thev/el1-known technique use:' 
with traveling wave tubes for frequency translation, and thus 
the name is borrowed from that older technique. The principle 
of operation may be understood with the aid of a mechanical 
impl~mentation shown in Figure 3-5. An oscillator'drives a 
transmission line sUitably matched at both ends. A sliding 
'~ap is mechanically driven over a one-wavelength (at oscillator 
frequincy) section of the line. The motion is smooth and linear 
to' the right, but \'Ihen the end of the section is reached, the tap 
is very quickly snapped back to the left end. The voltage at the 
sliding tap ,output is seen to be a sine wave which exhibits a 
',' 
., 
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phase constantly retarding in time relative to the oscillator. 
Thus this output sine wave is lower in'frequency relative to the 
oscillator by an amount exactly equal to the cycling rate of 
,the' tap motion.' If the line segment is lossless and exactly one 
wavelength long, the motion linear, and the flyback instantaneous, 
then the translation is clean; there is no distortion, amplitude 
modulation, or spur.ious sidebands.' 
The specific way in which the serradjne unit is mechanized 
depends very gr~atly on the frequency fc' since the methods of 
achieving a wavelength of transmission line depend so strongly 
on whether fc ~s in the audio or microwave region. A digital 
technique suitable for fc in the neighborhood of a few MHz is 
illustrated in figure 3-6. Here the oscillator output is 
amplified and clipped to produce a square wave, which is then 
applied to a delay line. Th~ line has m taps spaced a time, T, 
ap.art such that m T is equal to 1/fc • The control counter has 
m states (LOG 2m stages), so that after m input pulses it returns 
to its'original position. 
The counted 'frequency (F R) controls the amount of frequency 
Shift (rate of phase shift) obtained at the output and is s~l~cted 
digitally by the rate multiplier circuit of Figure '3-7. As it 
cqu~ts it causes successive taps to be selected along the line, 
jumping from m t.o 1 (or vice,versa) \'1llen reaching the end.' The 
counter is capable of going in either d~rection 
OSCILLATOR 
. f C 
FROM RATE --1 ~ULTIPIJER ! CONTROL COUNTER 
DECODE MATRIX 
FIGURE 3-6 Serra dyne Implementation 
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Th.is device produces a pulse train at a rate determined by the 
number in the R register and a fixed frequency oscillator. If 
the number, R, in the R-register is thought of as having'~he 
decimal point at the left (i.e. R/Nc varies betwe~n 0 and 1), 
and the oscillator is at ~ pulses per second, then the rate 
multiplier output is a pulse train of ~ pulses per second. 
Nc 
The osc~11ator produces a pu1s~ train of f1 pps which is applied 
to a binary counter chain of N stages, the same number as in 
the R-register. In th~s binary counter chain the carry output 
of each stage (lower left corner) is active when that stage 
undergoes a transition from the "1" to the "0
11 state, and it 
serves to trigger the succeeding stage. The rate multiplier 
scheme makes use of the complementary output. This output 
(lower right corner of each stage) shows a pulse whenever that 
stage goes from the "0" to the "111 state. These outputs are 
sometimes called lIanti-carries li • The anti-carries have tvJO 
p.roperties of importance here. First, th'e rate at \'Jhic,h anti-
carries occur at the kth stage 'Of the chain is f,2-
kpPS. Second, 
an anti-carry can occur at only one of the n stages'at a time'. 
From the block diagram, Figure 3-7, if the R-register contains 
all zeros except a Ill" in the most significant stage, then the 
output pulse rate is f 12-
1 pps. This occurs because the stage 1 
output is f,/2 and only the first "ANO II gate has a high level 
applied to its R input. If the R register contained all zeros 
except a "1" in the second most significant stage, the output 
. f 2- 2 A 1 I rate, s 1 pps, etc. s a, resu. t of the s~cond property 
of anti -ca rr i es, if both of these s ta ges were ii 1
11
, then the 
out put rat e VI 0 u 1 d b'e f 1 ( 2 - 1 + 2 ~ 2 ) • I n 9 en era 1 the 0 u t put rat e 
is R ~, where R is the number in the r~gister. 
Nc 
A caution should be observed in applying the rate multiplier 
to systems. The ,pulse rate ~t the output is accurate over a 
long period (i .e. multipl e~ of 1/l"f 1 'seconds), but exhi"bits a 
slightly uneven character. For example, if the'R-register 
contains ,1000---1, then most of the output pulses are spaced 
by 2/f1 seconds; but occasionally, when the Nth stage anti-
carry occurs, then a triplet of pulses spac~d 1/f1 seconds is 
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FIGURE 3-7 Rate M.ultiplier 
'observed at the,output. If N is any number up to 12, the number of 
output pulses over a tim~, T, which. is not necessarily a multiple 
of 1 / f l' i sal way s \'/i t h i non e - p u 1 s ~ 0 f .E. f. T • No b,e t t e r 
Nc. 
per.formance could' be expected', since fractions of pulses can'not 
o~cur. As N increases beyond 12, this one-pulse tolerance 
g~adually increase~, although the proportion of time that the 
error is greater than one-pulse is very small. The relative 
smoothness, expr~ssed as a percentage of full scale, exhibits 
'an improving trend as N is increased. 
The rate, multi~lier output can be considered to have an 
algeb'raic sign. To do this, the R-register is arrang'ed to 
represent its contents ~s a magnitude and sign, as one does 
W hen m a kin g han d com p u ta t ion s • The" s i g n" '0 f the 0 Li t put p u 1 s e 
ratei~ simply the sign associated w~th th~ R-r~gister. The 
sign determines wh,eth,er the phase of the clock oscillator i~ 
to be advan.ced or retarded. 1 I i 
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If the rate multiplier produces a pu 1 se .ra te of...B. f" then the 
Nc 
ou tpu t of the serradyne wi 11 be a square wave of frequency 
F + Rfl c This square \lJave will not be smooth. This 
Nc m 
_~neveness may be reduced by making f l , and N (the number of stages 
in the rate mult',plier) large. I 
In or,der to extract doppler information from the transponder signal, 
the incremental phase modulator can be phase locked directly to a 
t ran s po n d e r i n t e r fa c e f r e que n c y, s u c has 7 6 ~~ Hz, ass h 0 \lin i n 
. 
Figure 3-8. In the figure, the output of the serradyne modulator 
(Fc) i, s 7 6 MHz and t his f r e que n c y m u s t be cap a b 1 e 0 f be; n g va r i e d 
over the full doppler range (on 76 MHz). When R=Nc' the maximum 
frequency deviation of Fc is achieved and therefore 
= ~ 2200 Hz 
m 
A typical number of taps on the delay line is m=16 so that Ff ' 
must be 35.2 kHz. The minimum frequency cha~ge in fi results from 
a one unit change in, R and this must be, 
but 
, 
0.01 cY~le ,=3.62xlO- 4 Hz or'less. Thus, 
27.625 . . 
AF = 3.62XlO- 4 Hz = Fl -
F1/m = 2200 Hz 
N = 6 .. 1 X'l 0 6 ~ 23 bit s 
c 
----
'With the sign, bit for R the 'total register capacity must be 
24 bits. 
'.' 
Dop~ler averaging can reduce the register capatity requirements 
. by several 'bits. For example, with' a 400 Hz lo\'{ pass filter 
bandw~dt~, up to 400 doppler samples from the R register can be 
iverage~ o~er a one second period. As explained for the 
,iterative synthesizer the doppler error'is improved by Ps 
where Ns is the number of samples averaged. Thus, 
" 3-.... ·14 
. ~/ 
r 
w , 
--' 
U'1 
~"loitl!"'-"'r'-
__ --,....c _____ ... __ .-.-;.. 
WI I!!! 
S-BAND 
INTERFACE 
FREQUENCY 
76 MHz + 2200 Hz 
DOPPLER 
, "_ ...... 7'·.,_-"""~.=_~~.-"_;~~ :'"""-'-........ _'-" '-... _" . ...".,.""~ .-.,0.'-._,,-_' 
ft. e n {1 f.'} f) 
• 
• 
....... _____ PASS ~ 1 LOW AID CONV. FILTER 
R • F = 76 MHz 
Fc+n 1 + 2200 Hz 
,--c ,/ 
-------y 
I 
I 
UP I I DOWN 
'" \It 
R REGISTER 
(CAPACITY = Nc ) 
R/Nc 
.., 
RATE 
MULTIPLIER 
OO).pLER 
OFF-SET 
Fl 
R 
FR = N Fl' 
c 
'" 
• 
-----
L··-
-
!.~ 
I 
L'···· ' , : , . : ) i , J 
·1 
'; L 1 1 
'I: 
.l 
0;; 
Q . ~ l SERRADYNE ., ~ i '--------- BAND L .... -- . . MODULATOR F ·1\ J' r : F~mR r---., (M TAPS) . r 76 M~Z 'r i 
! FIGURE 3-8 INCREMENTAL PHASE MODULATOR DOPPLER EXTRACTOR :1 t ~ . ~ . '. I r.rJI~~~~~"':'~~~'~_:_ ":.. ~_' .. r" _r~:r_'r=-::--'---'" ~~"::""::._:~=·"r.·:'~··I'·.~" flX~. r .J 
r 
i 
;0. ) :3 
I 
! 
AF= = 
if F1/ m 
= 2200 Hz 
r. 
Nc = 3.04X10" 19 bi ts = 
With the sign bit the tota 1 register capacity is 20 bitS. 
The register ~apacities and frequency requirements stated above are 
, ' 
within the hardware implementation capability_ However, the 
incremental phase modulator still r~quires a rather large amount 
of hardware including a very sta6le tapped delay line. For examp1e~ 
the 76 MHz output from the delay line taps must be stable to at 
least 7.2X10- 3 Hz in one second (assuming doppler averaging of 
400 samples). This implies that the stability of the tap time delay 
must be no worse than 95 picoseconds (AF)( 1'/fc.) over a Period '~, 
of one second. The length of the tap delay line is 11Fc =13 
nanoseconds, and each tap is spaced at 822 picase,conds. 
Although the I P N meets the requirements for a lI'r e a son a b 1 e lin u m be r of 
~aps ,m, it exhibits excessive phase ji'tter. Consider a line \'lith 
m' = 1 6 ta p s • P ha s e i sin c rem e n ted ins t e p s 0 f ~. Sin c e the 
8 
desired,phase is unif~rm1y distributed as a function 'of time over 
each 1T' phase' step, the mean 'squared value of phase error i;s , 
8 
,- 2 1 
¢ =17 
8" 
Since the SIN at the output of a phase lock loop equals the inverse 
of the phase error variance (for SIN> 10 dB)~ the equivalent 
SIN of a Signal generated by using an IPHwith-16 taps is 
.... 18.9 dB 
3-1'6 
r 
I 
, 
Since the phase error as a function of t~me 0 (t) exhibits a 
sawtooth waveform, the phase ·noise due to phase quantiza~ion can be 
• represented as sa~tooth phase modulation of a sine wave carrier • 
. .. 
't 
'.I 
, I: 
f 
f s I '. , . , 
, 
l' ,k-"'I 
Tha tis, 
(_1)K-1 Sin K WI t 
4 ' c ¢ (t) = A Sin (w t + - t 
c m K I 
) 
Thusi the phase noise consists in fact of line spectra spaced at 
n times the cycling rate of the delay line tap. Since line 
spectra are more disruptive than rando~ phase noise, this 
approach is even less attractive. 
To suppress the line 5p~~tra due to phase steps, th~ number of taps 
must be increased. This increases the complexity of the imple-
mentat~on as well as raising the switching speeds of the tap 
circuitry. This approach is unattractive for high accuracy 
d'oppler extraction in a f1 ight ha.rdware implementa tion. 
3.1.4 ARITHMETIC SYNTHESIZER 
A relatively recent approach to waveform generation and frequency 
synthesis makes use of the new low cost digital MSI and LSI 
technology. The desired output signa~ is generated ''lith an all 
digftal approach ~omprising an arithmetic synthesizer. This ty~e 
of synthesizer constructs a set of numbers proportional to the 
phase of the desired s{gnal, and converts these numbers to an 
ana.log signal \-lith the aid of a digital-to-analog (DjA) converter. 
This synthesi~er can be used as a direct 'synthesizer, or it can 
be followed by a phase locked mUltiplying loop in a direct-indirect 
·configuration. 
3:1.4~1 Direct Arithmetic Synthesizer 
.Ablock diagram of a typical arithmetic synthesizer is shown in 
:Figure 3-9. This type of synthesiz~r generates a sine wave 
o~tput, th~ frequency of which is controlled by the size of the 
numtier in the frequency register. The operation of this synthe-
*izer ~s as shown in Figure 3-10. At each clock pulse the number 
in the register is added to the number in the accumulator. The 
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accumulator number grows linearly until the capaci~y of the 
acc~mu1ator is exceeded. At this point the accumulator overflows 
and begins to linearly increase again, in a sawtooth manner, 
as further register outputs are accumulated. T~e rate of ov~rf10w 
is a measure of frequency which can be controlled by changing the 
number in the frequency register. 
To generate a sine \,/ave output_f,a" quadrant logic and sine function 
9 e n e r'a tor ( R Q!.1) c 0 u 1 d be p 'I ace d bet wee nth e a c cum u 1 a tor ~ n d a 
D/I1 converter, as shown in Figure_3.-9'.· The D/A output is a close 
approximation to a sil')e \'Jave and the filter need only have high 
attenuation at the clor~ing frequency·(to remove the staircase 
voltage levels out of t;;·c D/A converter}. The quadrant logic 
converts the sawtooth variation of the accumulator output to a 
bi-polar triangularly Karying output. This is accomplished by 
either accepting the accumulator output as it appears, or by 
complementing the number as shown in Fig~re J-]u. The complement 
of.a linearly increasing number is a linearly decreasing number. 
the sine function generator co~verts each accumul~tor dutput to 
a number proportional to the sine of the accumulator. output. 
The numerical output of the sine function generator is then fed 
to the D/A converter which produces a sine wave output voltage. 
. . 
The output low-pass filter removes the staircase sampling levels 
and produces a relatively clean sine wave output frequency. 
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Ij.jPUT(NR, ., 
, 
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FIGURE 3-'9 An Arithmetic Synthesizer. 
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Alternatively, the output of the accumulator could be fed d~rectly 
to a linear digital-to-ana~og converte~ (D/A) with the result that 
the output signal would be a staircase vol~age similar to a 
sawtooth signal.' The output filter wou·ld then need high attenuation 
at harmonics of the fundamental frequency. However, the quadrant 
logic and sine function ROM would not be required. With this 
alternative approach the arithmetic synthesizer output would appear 
as shown in Figure 1-11. ; 
For the direct sawtooth output, the output frequency of the 
synthesizer is related to the number in the register (N R), the 
accumulator capacity (Nc )' and the cl~ck frequency (Fo) 
through the expression: 
MAGNITUDE 
OF COUNT 
OUT OF 
ACCUMULATOR 
STAIRCASE 
OUTPUT OF 
D/A CONVERTOR. , 
UNFILTERED \ 
ANt> FILTERED \ 
.' 
NR 
Fs = - Fo No 
~ 
I 
I 
,-, 
, 
FILTERED 
OUTPUT ." _ , 
.~;' 
I 
FIGURE 3-1.1 Arithmetic Syn·ttl~sizer Waveform 
Generati on. 
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Since the accumula tor sums severa 1 va lues of UR be.fore overflow, 
then tl R, Nc and FS <: Fa. However, the accumulator is adding 
NR at the clock rate, a~d for present logic spee.ds the clock rate 
should not exceed about 10 MHz. Since the synthesizer frequency 
is less than the clock frequency it is not practical, with present 
logic, to generate synthesizer frequencies in excess of a few 
megahertz. To generate RF frequencies at VHF or higher, the 
arithmetic synthesizer frequency cari be multiplied by a factor K, 
such that the RF output frequency is KFS' This could be accon~ 
plished with a multiplying phase locked oscillator as shown in 
the block diagram of Figure 3-12. Jh~s, in terms of the arithmetic 
synthesizer parameters, the RF output frequency is given by: 
where K is the frequency mUltiplying ratio . 
Since NR, Hc and K are integers, only discrete RF f~equencies 
can be generated for a fixed clock frequency. However, the 
n u m b era n d a c cur a c y oft h e s e f r e que n c i esc a n be ·s e 1 e c ted to 
any desired degr~e by proper selection of the mu·ltiplying ratio, 
"the accumulator capacity and the clock frequency. Since th~ 
smallest change. in the RF frequency (assuming Nc ' K Fa are fixed) 
results from a ! 1 change in NR, then this smallest RF frequency 
change (or channel spacing is given by: 
= 
If the transpon~er interface frequency is 76 MHz, if the clock 
frequency is 5 MHz and if the arithmeti~ synthesizer output frequency 
is 1 MHz, ~~en. K is 76. For a .01 Hz f,requency change at S-band, 
or 3.62X10 Hz change at 76 MHz, the accumulator capacity must 
be: 
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3.62X10· 4 = 
12 
or N c = 1. 0 5 X 1 0 -~ 4 0 bit s 
I 
However, as the discussion of dopple~ extractibn which follows 
\,/11,. show, the accumulator capacity can be reduced far belo\'/ this 
value if the phase information is used to extract the doppler 
information. It will be shown that the capacity need only be 20 
bits or less to extract doppler off-sets to 0.001 Hz in a one 
second time interval. This;s due to the fact that the arithmetic 
synthesizer contains accurate phase information (to 
106 for Nc = 20 bits) even though the instantaneous 
, 6 
on,ly resolved to one part in 10 • 
one part in 
frequency is 
The advantages of using an arithmetic synthesizer to generate 
desired frequencies include unlimited frequency and phase 
resolution (determined by the capacity of the accumulator), ~hase 
co'ntinuity when frequency is ehanged, simple and di·rect frequenc~y 
switching (only the number in the frequency register is changed), 
a~d:rapid and precise control of frequency and phase during 
switching operations'. The latter advantages are of added impor-
tance ~hen the synthesizer is to be used to track rapidly changing 
frequencies. For example, an arithmetic synthesizer can settle to 
a new frequency in a few microseconds or less, determined in part 
by the clocking rate and the settling time of the D/A converter. 
Other advantages include the ability to place the ent~re arithmetic 
~ortion on one or two LSI chips with the result that the synthe-
sizer weight, size and power consumption can be made very small. 
The primary disadvantages of the ari thmeti c syn'thesi zer of 
Figure 3-9' are the inability of the synthesizer to operate above 
a few megahertz without using very high speed logic circuits, 
ipurious iignals introduced by the accumulator overflows, and 
.the quantization noise added by the firiite resolution of the 
D/A converter. 
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The first disadvantage is overcome with the use of the multi-
plying phase locked oscillator but this also multiplies the 
spurious levels causing them to be a serious problem. For 
narro\,1 band appl ica tions, hO\,Iever, the spurious 'signa 15 can be 
reduced to very low values by proper selection of the synthe-
sizer output frequency. Figure 3-13 shows a typical D/A output 
time signal with a high level spurious signal cle'arly shown. 
The particular spurious signal shown in the figure (0.07F o ) 
is far'removed from the desired signal ,(0.31 Fo)' However, at 
certain frequencies, this spurious signal could be within the 
bandpass of the outpui filter. In the example shown, the un-
filtered spurious signal is only 10 dB below the desired output 
signal. 
Typical spurious levels are shown in the actual spectrum 
analyzer photographs of Figure 3-14. As shown in the figure. 
some frequencies generate very clean spectra (particularly when 
the ratio of synthesizer frequency to cl~ck frequency is equal 
to the ratio of two small inteQers), while otheri prodtice spectra 
with very high level and close in spurious signals., Thus, a , 
very clean spectrum can be obtained if the synthesizer frequency 
is chosen close toan integer ratio of the clock frequency. The 
total doppler excursion only represents a frequ~ncy deviation 
of + three parts'in 10 5 or .003%.' Thus the full doppler shift 
. - . . 
can be obtained by only a very slight deviation of the synthe-
sizer from a sub-harmonic of the clock frequency. 
The quantization noise from the D/A converter also adds to the 
noise level. For example, a typical 10 bit D/A converter \,"';11 
cause voltage distortions of approximately ~ 0.05%, resulting 
in a signal-td-noise output of t~e synthesizer of about 60 dB. 
Higher resolution D/A converters are available but the cost 
increases rapidly with increasing resolution. A 12 bit D/A 
converter would 'increase the 'S/N level to 72 dB. Al so, the 
VCO loop filter will redu~e the noise below this level but the 
frequency mUltiplication will raise it. 
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3.2 DIGITAL VCO SELECTION DECISION 
From the discussions of the previous para~raphs, the arithmetic 
$ynihesizer offe~s the best performance'wi~h the least circuit 
complexity and is recommended as the technique to be used for 
designing a digital VCO doppler extractor. The digital 
operations of the arithmetic synth~sizer can easily be placed 
on one or two LSI chips offering the ~otential,for a low weight, 
10\,1 'po\,/er and high reliability DVeO. The' programmable divider 
DVCO cannot be employed in 4 high accuracy doppler extractor 
since the bandwidths required for thi~ unit are too narrow to be 
practical. The iterative synthesizer could meet the accuracy 
and bandwidth requirements for the doppler extractor, however, 
it is far too complex for a flight hardware system. The incre-
mental phase modulator could also meet the requirements, provided 
the spurious levels could be reduced, however, this technique also 
·requ'ires highly complex circuitry and high stability components. 
Only the arithmetic synthesizer offers high accuracy and sufficient 
bandwidth, combined with relatively simple circuitrY. The fact 
that only the arithmetic synthesizer has an easily accessibJe 
mea~ure of RF phase (in the accumulator register) also makes this 
technique attractive for extracting range or changes in range to' 
yer.y n1gh accur~cy. 
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SECTION 4 
DVCO DOPPLER EXTRACTOR ANALYSIS 
4.1 EXTRACTION OF DOPPLtR USING THE ARITHMETIC SYNTHESIZER 
To extract doppler information, the arithmetic synthesizer can 
be phase locked to the 76.083 l'iHz output of the S-band trans-
ponder as sho\,/n in Figure 4-1. A mul tiplying VCO i,s used to .. 
mul tiply the low frequency ari'thmetic synthesizer ou tpu t up to 
the 76.033 MHz interface. The veo is phase locked to the 
arithmetic synth,esizer frequency through the inl1er loop comprising
 
the -+ K and phase detector unit. This is assured by making the 
inner loop filter \'Jide band and hence \'Jith faster phase error 
correction. The arithmetic synthesizer is phase locked through-
the outer narrowband loop comprising the register, accumulator, 
D/A converter, phase detector, wide band ~ilter .and VCO. If the 
register is not set a t the appropria te frequency, the vee Hill 
not be tuned to exactly 76.083 r~Hz. Thus, an error signal will 
be generated which will bring the register to the correct number 
through the AID converter. The veo \'/il1 follow the'arithmeti'c 
output of the accumulator to bring the arithmetic synthesizer 
and veo into phase lock with the 76.083 MHz inpu,t frequency.' 
At phase lock the doppler signal could be ,obtai'ned directly from 
the register number since this number follows the 76.083 fvlHz out-
put frequency in a linear manner. However, since phase jitter, 
very short term frequency stabilities and doppler rates \,/111 
c a use the reg i s t ern U m b e r to va r y s i g n i f i can t 1 y, a mea n s 0 f 
averaging the register values over the desired averaging 
period would improve the accuracy of the doppler measurements 
and reduce the req,uirements for the register capacities. 
As was discussed previously, 40 bit registers would be required 
if the instantahe~us doppler'frequency is to be measured to a 
0.01 Hertz resolution. T,he frequency register values could be 
averaged over ·the desired averaging period. Thi·s could be 
accomplis~ed by periodically transferring the frequency 
register contents to a large accumu1a tor. After the desired 
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integra tior! period has elapsed the accumuh, ted frequency counts 
could be transferred to the computer, along with the account of 
the, number of ti,mes the frequency register '(.;ontents (clock 
c'ounts) ... ,as transferred to the accumulator. The ratio of these 
two c,ounts, would result in a measure of the doppler shift. 
The averaging process described ab~ve can be accomplished without 
the need for a separate averaging acc.umulator ~ince the accumulator 
regi,ster in the arithmetic synthesizer is accomplishing the aver-
aging of the frequency register values. Thus, by counting the 
number of overflows in the phase accumulator, and using the 
. 
residue values at the start and stop of each integration interval, 
the doppler averaging is accomplished with very little additional 
hard ... iare. Figure 4-2 sho\'/s a block diagram of the technique to 
extract doppler from the phase accumulator values. The frequency, 
. of the' arithmetic synthesizer is defined by the ra te of accumulator 
? v e r ~ low and i s nom ina 11 y e qua 1 tot he 7 6 • 083 ttHl z i n put f r e que n c y 
divided by the veo divisor (K). Thus, in counting the overflows 
over a known, time interval the input frequency and its doppler 
component can be calculated. 
The operation of the counters and extraction of th~ input frequency 
is shown in the timing diagram of Figure 4~3. The overflow 
co'u~ter begins counting accumulator overflows at the f.irst over-
flow following the s'tart com'mand and ceases its count at'the 
last overflo\v preceding the stop command. The clock counter 
begins counting the clock frequency from the start to th~ stop 
comma nd • The s ta r t and s to p comma nd s will s ta r t and s to p th e 
, ' 
counters at the clotk signals immediately following t~e commands. 
Thus, the time interval will be measured exactly. A small start 
'and stop time delay (-:::::.: 1 clock period )may occur if the start 
, , 
and,stop commands are not synchronous with the clock signals. 
T~,e clock sign,als are the exact times that the·accumulator is 
updated by- the register number so that the instantaneous 
accumulator value is an exact measure of the instantaneous sa\v-
tooth' en'velope phase. 
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I f No f i s the 0 v e r flo \,1 c 0 u n tan d N I) i s the c 1 0 c k c 0 u n t 0 v e r . a n 
integra tion time t, the ari thmetic synthesizer frequency is: 
where' F 0 is the clock frequency 
I 
However, the overflow count has a quantization error at the be-
ginning and end of the integration period. As shown in Figure 
4-3, the quantization error is referel1ced to zero phase of the 
accumulator sawtooth envelope. Since phase is linearly propor-
tiona.l to the accumulator value the quantization er·ror can be 
derived from the accumulator values at the start and stop com-
mands. The portion of a sawtooth cycle completed is Na/Nc 
where Na is the accumulator value and Nc is the accumulator 
capaCity. From Figure 4-3, the overflow signal represents the 
comple,tion of a sawtooth cycle. The accumula tor va lues a t the 
start and stop commands are read into a buffer and .are used to 
calculate the quantization correction to the overflow count.- , 
Tire exact arithmetic synthesizer frequency is determined by the 
rela tionship 
~Of 
FSynth = 
.. 
where Nof = overfl ow count 
" 
Na2 = accumulator residue at the stop command 
'~a 1 = accumulator residue at the start command 
No = clock count 
Fo = clock frequency 
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The frequency of the received S-band transponder siQna1 is 
(assuming a nominal 2101.802 MHz S-band frequency and multip1i-
cation of the arithmetic synthesizer frequency to a transponder 
interface frequency): 
FS band = K . 
2101.802 
Fsynth. 76.0833 
Na2 - Nal] 
lN OF + N FO F = 27.625K C S band NO 
where K is the value of the veo frequency divisor. 
The doppler shift, referenced to the S band fr~quency, is: 
F + Na2 - Nal.! [ , doppler = 27.625K NOF Ne J 2101.802083314HZ 
'4.2 ERROR ANALYSIS 
A~ analysis of the doppler measurement errors associated with using the 
arithmetic synthesizer DVeO was made. The major error sources are 
the quantization error re~ulting from a ~ 1 count error in th~ numbers 
, , 
in the digital registers, the phase jitter resulting from any noise 
in 'the loop filter's, and frequency drift errors caused by short term 
frequency instability in the clock reference oscillators. A~ the 
analysis shows, the quantization error can be reduced to any desired 
level by choosing large enough capacities in the frequency and accumu-
, I 
lator registers. The phase jitter, primarily caused by spurious 
signals on the DVeO output, is the largest error source when a 
high stability clock .is Ii'sed. However, this error source can be 
reduced to acceptable levels by proper selection of the operating 
frequencies and the S-band transponder interface technique. A 
description of ea~h error sou~ce and its impact on the total error 
budget follows. 
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4.2.1 DVCO QUANTIZATION ERROR 
The doppler shift on the arithmetic synthesizer frequency' is. 
derived from the accumulator overflow and residue counts by the 
formula 
(IOf + Na2 - Na 1 
Nc 
Fd = 
"A -t· 
--j 
where Fd = doppler shift in the ,arithmetic synthesizer 
·A frequency. 
Niof = overflo~1 count 
Na 2 = accumula tor residue at the stop comma nd 
Na 1 = accumulator residue at the star t comma nd 
t= integration period 
FB = nominal zero d.opp 1 er a r i t 11m e tic synthesizer 
frequency 
The rat ioN al N c (i. e. N a 2 / NcO rNa 1 / N c) rep res e n t 5 the f r act; 0 n 0 f 
a cycle that is to be added to the' whole cycle count (N oof ) 
to resolve the nominal + 1 count error in N~f' The fractional 
cycle count, hOHever, contains a + 1 count error that results 
in a small quantization error in the computed synthesizer 
frequency (FA). The resultant quantization error in t~e doppler 
frequency, resulting from a + 1 count error in Na , is 
given by: 
-+ 1 
----
Nc t 
This error is uniformly distiibuted over the above limits and thus 
has a standard dev·iation given by: 
~F '-d -A 1 
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The actual doppler shift on th~ arithmetic synthesizer must be 
multiplied by the ratio of the S-band doppler to the arithmetic 
synthesizer doppler. The resultant multiplication also multiplies 
the doppler error, so t~at, referenced to the S-~and doppler~ 
the quantization error is: I cr Fd • R I referenced to S band 
where R = S-band doppler 
Arithmetii Synthesizer doppler 
The value of R depends on the method of interfacing the doppler 
extractor with the S-band transponder. 
A second source of doppler quantization error exists due to the 
quantized values of frequency in the frequency'register (N R). The 
arithmetic synthesizer can only generate discr~te frequencies 
Whose values are, 
FS = NR Fo 
Nc 
where flR is a variable. 
NR can change by no less than 1 unit so that Fs can only change 
by Fo/Nc ' At the S-band frequency (F t = RF s )' the minimum 
fr'cquency change is R FIN. HO\,/ever, if the S-band frequency 
o c I (at 2101.8 mlz for example) is half \'Jay between two possible 
frequencies from the arithmetic synthesizer, then NR should 
take on half unit v~lues. That is: 
F S ba n d = R (F t A F s) = R N R' + 1 I 2 F 0 
Nc 
But NR can not be'changed by 1/2 count; The S-band frequency, 
however, can still be tra~ked by the closed loop system of 
Figure 4-1, if NR is periodically increased and reduced by one 
.count. That is NR would periodically take on values of NR, 
NR+l, NR, NR+l, etc. such that the average value would be NR+l/2. 
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However, the overall bandwidth of the loop filter -\,/i11 restrict 
NR from changing at a rate significantly faster than the band-
width. Thus, NR will remain at one of the two values indicated' 
above for a period of approximately l/BL (inver~e of the loop 
bandwidth). The accumulator will accumulate the values of NR 
causing the overflows to occur sooner or later than the true 
refe,rence zero 
S- ba tid, \,/il1 be 
crossings. The frequency error, referenced to 
6 F= + R F 
_ -0 over short periods of time (("0' l/B L)· 
2Nc 
The phase error between the true S-band signal and the synthesizer 
frequency (referenced to S-band) will increase linearly with time 
until NR is reduced by one count. At this time the phase error 
will decrease linearly until a maximum negative phase error is 
achieved. The phase error will thus vary linearly with time 
with a triangular waveform of frequency ~ BL, The maximum 
amplitude of the phase error will be: 
1l = + (). F = ~RFo cycles 
2 BL 4 NcBL 
This phase error will cause a doppler fr~quency error since the 
overflow count (N
oF ) will be in error from the ~rue S-band signal 
by the above amo~nt of phase error. Thus,the maximum doppler 
error wi 11 be 
= = + RFo 
The standard deviation is given by 
<rF 0 = ,_R_F_o ____ _ 
4Nc BLt J6 
The above error source is se~n to be dependent on both the 
accumulator capacity (N c } and the overall loop bandwidth (B L). 
Thus, it can be reduced not only by making the ~ccumulator 
capacity ~arge but also by selecting a wide loop bandwidth. 
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Cornparing this quantizing error source wi,th the error resulting 
from the quantized residue counts indicates that the former is 
Fo/4BL,times the latter. Since th~ clocking rate (Fo) must b~ 
muc~ larger than the loop ~andwidth, the quantizing error re-
sulting from an error in NR is much larger than the,error 
resulting from the quantized residue values. Assuming that a 
clocking rate of 5 MHz is typical, and a minimum loop bandwidth 
of' 335 Hz has ,been selected then Fo/~Bc is equal to 3731. That 
is, t~e doppler error resulting from an error in NR could be 
al~ost 4000 times larger than the doppler error resulting from 
ari error in Na . 
The above bandwidth was selected only as an example. Since other 
error sources to be discussed, such as noise induced phase jitter 
and doppler rate tracking error, are also sensitive to loop band-
a width, a trade-off of loop bandwidth is necessafy for a minimum 
error system. This trade-off will be discussed after the other 
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error sources have been defined. 
The quantization error for a fixed a'e~u,mulator capacity depends 
on the interface used with the S~band transponder. Conversely, the 
" quantization error can be made arbitrarily small, provided an 
adequate'~umber of bits ar~ carried in the accumulator. The 
, , 
required accumulator c~pactty for various transporider interface 
implementations will be exp10re~. 
4.2.1.1 Multiplication of DVeO Frequency to the Transponder 
Interface Frequency 
,. 
If the arithmetic synthesizer frequency is multiplied directly to 
the interf~ce frequency, then R has a value given' by: 
oR = FSband 
Farith synth 
, F 
_ t 
- FA 
The primary quantization' error, resulting from a + 1 count error 
in NR, results in an S band doppler error given by: 
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This error is independen~ of the interface frequ~ncy, and is also 
the error resulting when the synthesizer is used as a transponder 
VCO reference frequency. (That is, direct multiplication of FA 
to the S band frequency through multipliers and IF mixers). 
~tth th~ clock frequency (Fo) equal to 5 MHz and the S band 
frequency (F
t
) equal to '2102 MHz, Figure 4-4 shows the trade-offs 
of register capacity and loop bandwidth to achieve various 
doppler error bounds. The synthesizer frequency (FA) is assumed 
to be 1 MHz and the averagi ng peri od (t) is 1 second for the 
results shown in the figure. It is seen from the figure that an 
accumulator capacity of from 26 to 28 bits is required to reduce 
the worst case quantization error to 0.01 Hz or less. 
Since FA = {NR/Nc)Fo, then the error equation can also be written 
as 
Assuming F and I are fixed at some desired values, then the' 
doppler quantization error can only be reduced by increasing the 
frequency register number (and hence the accumulator capacity) or 
by increasing the overall loop bandwidth. 
4.2.1.2 Translation of DVCO Frequency to the 76 MHz ~ransponder 
Interface Frequency 
If the DVCO frequency is translated to the 76 MHz interface 
frequency then R is. reduced by several orders of magni tudes. Thi s 
will also reduce the quantization error proportionately, or reduce 
the register capacity requirements. In the frequency translation 
technique R has.a value given by: 
R 
_
- FSband -_ 2101.8 --
FVCO (transponder) 76.083 
27.625 
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The doppler quantization error is then: 
27.625 Fa 
O"Fd = 4Nc B fV6 
L 
Wi'th a 5 MHz clock (Fo) and a one second integration period (t), 
the resultant quantization error is shown in Figure 4-5, as a 
function of loop bandwidth and accu~ulator capacity. With the 
t.ranslation of the DVeO frequency, the capacity of the accumula-
I 
to r i s red u c edt a abo u t 2 0 to 2 2 bit s . . Com par i n g Fig u r e 4 - 5 
w'ith' Figure 4-4" it is seen that the capacity of the accumulator 
is reduced by about 6 bits for the same loop bandwidth. Alter-
natively, the translating technique allows the use of much nar-
rower loop bandwidths for the same quantization. As will be 
shown, narrow loop bandwidths are desired to f'~Y~~ loop 
noise levels so that the translating technique will be desirable 
both for low quantization noise and low noise induced doppler 
errors. However, as was shown, the loop bandwidths cannot be 
made'narrower than about 335 Hz for accurate tracking of doppler 
ra tes .' 
4.2.2 FREQUENCY STABILITY ERRORS 
The Dveo converts a clock reference frequ~ncy to a desired 
DVeD frequency by the arithmetic operations of the accumulator. 
Assuming these a~ithmetic o~erations (accumulation of digital 
n u m b e r s) are err 0 r f r e ,e and sin c e the y are s ta b 1 e , the s h 0 r tan d 
long.term stabilities of the DVeO frequency is the same ~s the 
clock reference frequency. This arises ~n part from the linear 
and stable cbnve)~si"on' of clock phase to,DVeO phase and by the 
definition of error sources. That is, any additional 'frequency 
instabilities on the Dveo can be traced to other error sources, 
sue, h . a s des c rib e d . pre v i 0 u sly s 0 r tho sec a use d by no i se 0 rot her 
ph,ase fluctua~ions in the feedback loop of Figu.re 4-1. Thus, 
the equat~ons for doppler error discussed in Volume I apply. 
That is, the doppler error resulting from instabilities in the 
clock f~equency is defined as: 
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where S is the RMS short or long term stability factor for the clock 
reference oscillator and, Ft is the S-band transmi'tter fr.equency. This 
error source is independent of the technique for interfacing the 
doppler extractor with the S-band transponder provided all injection 
fr~quencies and mixer output signals are as clean, proportionate to the 
fr~quen~y, as the clock rQferen~e. The above doppler error applies 
to any well designed doppler extractor negardless of the transponder 
interface technique. 
,) To achieve a maximum 10- doppler error of 0.01 H7 at S-band (2 GHz) 
requires a clock stability of 5X10-12 or better, This stability is 
within the present state of the art for flight hardware so that a 
doppler error of 0.01 Hz is feasible in a practical system. 
:~ 't 
.~ . 
4.2.3 NOISE INDUCED DOPPLER ERRORS 
With noise present in the phase locked loops of Figure 4-1, a phase 
jitter exists on the veo output frequencies. As discus~ed in Volume 
1 ,and Reference 1, the phase jiiter results in a doppler measurement 
error that depends on the SIN ratio in the loop filter. This doppler 
error is given by: 
d'Fd = R (Referenced to S-band) 
where ~ is the doppler averaging peri,od 'and (S/N)LOOP = loop signal 
to noise ratio, R i~ an error multiplying constnat that depends on 
the t ran s pond e rId 0 p p 1 ere x t r act 0 r 'd e s i 9 n' and the no i s e sou r c e . 
Two sources of noise exist; namely noise sources external to the 
phase lock loops ,and noi se sources i nterna 1 to the loops. Any ex-
ternal noise source, such as RF input noise, is reduced in part by 
the loop gain. ,This was shown in Volume 1 where the doppler error 
~esu1ting from a loop SIN value was independent of the transponder 
interface technique. That is, R equals 1 in the above equation for 
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an external noise source, independent of the interface technique. 
Thus the dopp'~r error is: 
~' = ---' --:---,===-
2 'IT t VS/H) L~op 
where (SIN) loop is the loop SIN ratio resulting only from an 
external noise source such as RF noise. 
-I 
Since the SIN ratio improves as the loop bandwidth is made narrower, 
thi~ error can be reduced by selecting a loop bandwidth as narrow 
as possible. Other error sources, however, may increase above the 
noise induced errors if the loop ~andwidth is made too narrow. To 
. 
obtain a one sigma doppler error of .01 Hz or less in one second of 
averaging, the loop signal to external noise ratio must be greater 
tha.n 24 dB. 
Noise sources that are internal to the loop, such as veo phase noise 
a t f r e que n c i e 5 h i g her t h a 11 w~, and s pur i 0 u s s i g n a 1 s t hat a r i s e fro m 
the Dveo process, will not be ~educed by the loop gain, and in fact, 
will be increased if a frequency multiplicati6n occurs in the loop . 
. The .primary sources of internal DVeO noise are the amplitude dis-
tortions resulting from the quantized voltage errOr out of the DIA 
converter and the spuri ous signa 1 s 'genera ted by the.a ri thmeti c 
pro c e sse sin the a c c·u m u 1 a to r . The' f 0 11 0,,11 n g par a g rap h s dis c u sse a c h 
of these noise so~rces and their impact on the total noise lev~l 
(and hence the doppler accuracy) in the loop bandwidth. 
4.2.3.1 D/A Quantization Noise 
One source of internal phase noise is the quantized voltage steps 
due to the finite voltage resolution of the D/A ~onverter and the 
accumulato~ outputs. Each of these noise sou~ces produces a 
quantized voltage error which could be as large as one least 
- -,' . 
significant bit in the quantizing SD~rce. That'is, the signal to 
noise ratio due to DIA quantization is: 
{S/N)DIA = (2N)2 = 22N 
where N is the bit. capacity of the D/A converter. 
t~e accumulator output the SIN 1evel'is: 
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(S/N)ACC = (2m)2 = 2 2m 
where m is the bit capacity of the accumulator. Since the accu-
mulator capacity is often much larger than the D~A capacity (20 
to 30 bits for an accumulator versus 10 to 16 bits for the D/A 
converter), the output SIN is primarily due to the D/A converter. 
Reference 11 discusses D/A noise and mentions that the quantized 
noise is distributed over the bandwidth of the signal. Assuming 
the q~~ntized levels are distributed uniformly over t 1/2 of the' 
least significant bit, and since they a~e changing randomly at 
the clocking rate, the noi~e spectrum will be approximately 
uniformly distributed Dver the frequen~y range from DC to the 
clock frequency plus the synthesizer frequency [ (Fo + Fs) = 
Fo if FS~" Fo]' 
Thus, the SIN ratio out of the D/A converter will be 
(S/N)O/A = 22N 
with the noise distributed in frequency from zero to Fo' 
T~e bandpass filter on the D/A Dutput will reduce this ~oise level 
approximatelY by the ratio of the filter bandwidth to the clock 
frequency. 
Dr 
where BF is the bandwidth of the bandpass filter. If the synthe-
sizer frequency is multiplied by K with a narrowband multiplying 
ph a s e 1 0 c ked 1 00 p, the nth e SIN will dec rea s e by K 2 . 'H owe v e r , 
the narrowband filtering of the phase lock loop will increase 
the SIN ratio with 6L (the loop bandwidth) replacing BF in the 
above expressi~~.The resulting 'loop SiN ratio, after multi-
.(S/N)looP 
plication will be: 
c:) 
. Reference'll - STEIN AND JONES, IIModern Communication Principles'" 
Mc-Graw-Hill 1967 Pages 205 to 209. 
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To obtain an idea of the loop SIN ratio due to D/A noise, the 
following typical parameters are assumed. 
Fo = 5 MHz 
-B L ~ 5.00 Hz 
N = 10 bits (DA Converter Capability) 
Then, if K = 1, the loop SIN ratio is: 
(SIN) 1.05 x 101Q = 100 dB 
'. ' loop = 
If K has a value of 100, the SIN is reduced 40 dB to a loop SIN 
ratio of 60 dB. A 12 bit DIA will increase each of the above 
SIN ratios by 12 dB. Narrower loop bandwidths will also increase 
the SIN ratio inversely to the value of the loop bandwidth. Thus, 
with narrow band filtering it is possible to raise the loop SIN. 
ratios to acceptable levels, provided K is not too large. 
4 • 2. 3 • 2 ,S pur i o. u s S i 9 n a 1 5 G e n era t ~ din the 0 i 9 ita 1 V C 0 
The arithmetic synthesizer.and many other types of digitally 
. ' . . 
controlled veo's generate spurious signals whose magnitude~ 
frequency and number of spurii depend on the ratio of the clock 
and synthesizer frequencies. As the photographs of Section 3. 
have shown, if the clock frequency is a harmonic of the synthesizer 
f r e que n c y, a v e r y' c 1 e a n s p e c t r a 1 s i 9 n ali sob ta i ned . 
The diagrams of Section 3 have also demonstrated that the spurious 
signals result from variable overflow residues in the phase 
accumulator. If the residue value is constant, no spu~ious 
signals will occur. However, the residue value is constant only 
if the accumulator capacity is an integer mUltiple of the 
frequency register number (N R). That is: 
M. NR 
where M is an integer. 
The inst~ntaneous value in the accumulator is given by: 
where 
Nai = Nao + fNRi 
N . = instantaneous value in the accumulator 
a1 
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Nao = initial value in the accumulator 
NRi= instantaneous value in the frequency register 
Assumi'ng NRi is constant, then ~fter M summations of NR 
value of Nai will b.e 
N = N + MNR a i ao 
However, the .synthesizer frequency is (NR/Nc)Fo' But since 
N R / N c = 1 / r~ the n : 
or 
Fs=Fo 
M 
Fo=MFs= harmonic of the synthesizer frequency. 
the 
The spurious signals that are generated can be determined 
mathematically from a series of modulo calculations between the 
register number ~nd the accumulator number. The frequency of the 
spurii is given by the series of modulo calculations as follows: 
FSp r:(!l1F 1 .N 0 
. ,c 
• 
• 
• 
where 
Rl = modulo (:~ ~ 
RZ = mod"lo ( :~ ~ 
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R3 = modulo Rl/ R2 
• • 
• 
.. 
• • 
• • 
Rn = modulo Rn- 2 
Rn- l 
FSp = frequency of the n'th spurious frequency, and 
n 
modulo A = A-kB where k = maximum integer AlB 
B 
The amplitude of the spurious frequencies (relafive to the" 
fundal"(len ta 1 frequency amplitude (As) is given by: 
• 
• 
Ampl.of"F 
s 
= 
• 
• 
A· = SPn 
= Nc (implitude of the ~esired signal) 
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The above amplitudes are shown as approximations since the sum 
of the amplitudes of the fundamental and all the spurii must 
e~ual 1. Thus, if some spurii exist, the fundamental amplitude 
must be less than Nc ' However, if the total sum of all the 
spur i ; amplitudes is much smaller than ~he'fundamental amplitude 
the above approximations b~come almost equalities. 
An example of the application of th~ above equations is demon-
strated in Table 4-1 for three examples. One example is a rela-
I 
tively clean spectrum which occurs wh~n Nc is ~reater than but 
a p pro x i mat ely e qua 1 to ani n t ~ 9 e r m u 1 ti P 1 e 0 f N R . An 0 the r 
example is a spectrum richer in higher frequency spurious signals 
w hi c hoc cur s w hen N cis 1 e sst han but 'a p pro x i mat ely e qua 1 to a n 
integer multiple of NR and a third example is very rich in spur-
ious Signals resulting when Nc is not close to an i~teger 
multiple of NR. The spurious frequencies can be demonstrated 
to be the result of beat frequencies between a harmonic of the 
clock frequency (Fa) and a harmonic of the synthesizer frequency 
(f s·)·· For example, the 10 Hz spurious, shown in the table, occurs 
from a .beating of the clock frequency with the 10th harmonic of 
the synthesizer freque~cy. This beating approach, ~owever, does 
not put forth a technique to determine which spurii are prss~ni 
and their amplitudes. The technique of calculating 'residues can 
be shown to predict every spurious signal and its particular level. 
'TABLE 4-1: 
Assumptions 
EXAMPLE #1: 
-
, 
R; 
. 
R1 = 10 
~2 ~ 9 
R3 = 1 
R4 = 0 
SPECTRA OF S0ME ARITHMETIC SYNTHESIZER OUTPUTS 
Nc = 1,000,000, F = 1 r~Hz 
. 0 
Nr = 99,999, Fs= 99,999 = 
1,000,000 
99,999 kHz, Fo 
--' =10.0001 
Fs 
ASp i (RELATIVE TO As) I 
-
-" I dB Leve 1 FSPi Linear Level 
1 ° Hz .099999 {a::::: 0.1 - ·20 dB 
9 Hz .00001 -1,00 dB 
1 Hz .000009 -101 dB 
D. C. .000001 -i20 dB 
~~- -_--.."".,."""""==..::;'_. -' '-''':''::''''':'..;;.:..:::''-
--a ., .... ~~ 
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TABLE 4-1: SP~CTRA OF SOME ARITHMETIC SYNTHESIZ~R OUTPUTS (CO~nT) 
EXAMPLE #2: NR = 100,001 F = 100.001 kHz s Fo = 9.9999 
R; FSp; 
R1=99 991 , , 99.991' kHz 
I 
R2 = 10 10 Hz 
R3 = 1 1 Hz 
R4 = a D. C ~ 
EXAMPLE #3: NR = 105,000, 
''''. -
• -1 __ -. --.._ •• ' _~. 
'" '~-.. ' .... - .. , ._-- ~ 
R . 
1 Fsp; 
R, = 55,000 55 kHz 
; 
R2 = 50,000 50 kHz 
R3 = 5,000 5 kHz 
R4 = 0 D. C • 
r; 
I\SP; (RELATIVE TO AS) 
--
-
Li nea r Level dB Level 
.100001 f~;" . 1 
/'1-"-
-
20 dB 
.099991 ,% .1 - 20 dB 
.00001 .. 100 dB 
.000001 -120 dl3 
F = 105 kHz, 
s Fo = 
~ 9.524 
ASp ;-CTID\fTV E TO AsT·>· 
Li nea r Level dB Leve 1 
• 105 -19.6 
I 
.055 -25.2 
.050 -26.0 
.00b -46.0 
: 
I I e 8g~ 0 t liS epu.l 
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A frequency domain plot of these spectra are shown in Figure 4-6, 
which shows the 'relative purity of each 'of the different frequenc-
-hl~ 
fl 
.1. 1 
.' I 
'f 1 
ies. THe spectra shown a~e the outp~t of the D/A converter, before 
any flltering occurs. If .the D/A 'output signal is a sawtooth wave-
form, then all spurious signals will also be sawtooth waveforms. 
Thus, the spurii will contain harmonics that falloff as 1/n2 (in 
terms of power). It would be desirable if all spurii frequencies .-
could be pla~ed above FS' since then the fundamental spurii and all 
harmanics would be further above Fs'and could be easily rejected by 
a low pass or band pass filter. However, all residue values must 
be less than NR. Since the synthesizer fundamental frequency is 
(NR/N c ) and the spurii have a frequenc~ (Ri/Nc)F o ' then all spurii 
are less than FS' Thus, since all spurii are less than Fs and the 
spuri; harmonics only falloff as 1/n 2 , the optimum (for least 
spur;; energy on the filtered o~tPut) synthesizer frequency is one 
which produces 6nly very low frequency spurii. A narrow band pass 
filter could be placed on the D/A ~utput signal which would pass 
only the fundamental frequency (F ) and very high order harmonics s . , 
of the spur;;. Since these high order harmonics would be of very 
low level, they would not repre~ent a significant phase jitter on 
the synthesizer output. For example, if the synthesizer frequency, 
containing the doppler shift, was not allowed to vary more than, 
.. 
say, a kilohertz, th~ highest frequency spurious would be about 10 
kHz (a s sum i n g the ,n 0 min alp a ram e te r s 0 f Tab 1 e 4 - l) and its 1 eve 1 
wouid be 20 dB below the synthesizer signal. The lOth harmonic 
of this spurious would be in the bandpass of the synthesizer 
filter, uut it would be reduced by an additional 20 dB. Thus, 
the highest level spurious signal out of the bandpass filter 
would be 4Q dB below the synthesizer fundamental signal. 
The effect of these spurious levels on the doppler extraction 
accura,cy"depends highly on the type of interface, \'Jith ,the S-uand 
transponder. If the synthesizer frequency is multiplied to the 
interface frequency, then Fs will only vary a small amount and 
low spurious levels would result. However, the multiplication 
process· would raise-the spurii signincantl~. If Fs is trans-
lated to the interface frequency, then Fs would vary over a 
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larger range, due to the doppler, resulting in higher level 
spuri; at FS' However, these spurii would not be increased 
i t'J.. 1 eve 1 w hen t ran s 1 ate d tot h e i n t e r f a ~ e . f r e que n c y . T h us, a 
trade-off exists between frequency multiplication and frequency 
translation in order to obtain the lowest spuri; level, and hence 
the greatest doppler accuracy. 
4.2.3.3 S Band Interface Technique fdr Reduced. Spurious Levels 
The ipurious content present in the first low pass filter (the 
loop filter immediately following the first phase detector pre-
ceding the AID converter) will determine the accuracy of the 
extracted doppler. That is: 
c1fd = R 2 IT * yrs/ N floop 
where R is the ratio of counted doppler (in the accumulator). 
(S/N)LOOP = SIN level in the first loop preceding the 
AID converter. 
With a frequency multiplying loop, the bandpass filter could be 
made very narrow since the total frequency variation at the OIA 
output would only be ± 20 Hz (with K ~ 100) for the maximum 
ran g' e 0 f do P P 1 e r '0 f f .,. set. W j t h t his n a r r 0 \'1 a ban d pas s f i.1 t era, 
very large percentage of the spurious harmonics would be rejected. 
rlovJever, a bandpass filter centered on about 500 KHz to 1 MHz 
and with only 40 Hz bandwidth is not practical. Furthermore, any 
spur'l that would b~ present would be increased in amplitude 
due to the frequency multiplication value (K).' 
The ~o~pler error resulting from the spurious levels can be mlnl-
miz~d by either. minimizing R or maximizing the loop SIN level. R 
would be minimized if the DVeO frequency is translated to the S 
,b and ; n t e r fa c e f r e que n c y, sin c e R = 27. 62 5 K and K = 1 (a min i mum) 
for ,th~ translation technique. The translation technique also 
reduces the spurious level, and hence the loop SIN ratio, since 
ihe spurious signals are not multiplied by large values of K. 
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In the translation" technique, the D/A output carries. the full 
doppler frequency off-set that is present on the interface 
frequency (+ 2500 Hz on a 76.083 MHz interface). Thus, the 
bandpass filter would need to have a bandwidth of ~ kHz to pass 
the full doppler range. The high level spurious frequency could 
be as high as 50 kHz for the translation technique (if the synthe-
sizer output frequency is approximately 500 kHz) .. Thus, the 10th 
harmoni'c·of this spurious \A/ou1d be present in the output of the 
'b and pas s f i 1 te r . Hit has a w too tho u t put . 0 nth e D / A con v e r t e r, the 
spurious would only be reduced an additional 20 dB. The resultant 
SIN ratio would be 40 dB (-20 dB spurious reduced by an additional 
20 dB). As will be shown later, the D/A converter could produce 
a triangular waveform and the spurious would be reduced by 40 dB, 
resulting in a SIN level of 60 dB at the bandpass filter output. 
Since the translation technique would not increase the noise level, 
the SIN ratio in the first loop filter would be no lower than 60 dB. 
Actually, the low pass filters in the phase lock loop could be made 
smaller than the 5 kHz bandwidth of the D/A output filter. Thus, 
the SIN level could be much higher than 60 dB, if the spurious 
signals fell outside the loop response. For example, a 500 Hz 
loop bandwidth could reduce the total noise contribution from all 
s PUrl 1 by ana d d i t ion all 0 dB, resulting in a S / N . rat i 0 of 7 0 dB 
in the first low p~ss loop filter. 
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SECTION 5 
t SYSTEM DEFINITION AND TRADE-OFFS 
.1 
t 
J 
•• 
5.1 SELECTION CRITERIA 
This section defines a doppler extraction system using the arithmetic 
synth~sizer as a digitally controlled veo. To define this syste~ in 
furthe~ detail requires a trad~-off of the transponder interface 
technique (that is, DVeO frequency multiplication versus frequency 
translation) and the'related definition of loop bandwidths, 
, 
DVCO frequency and register capacities in the arithmetic synthe-
sizer. The prime concern in the selection and design of the 
DVCO is the resultant total doppler error. Other factors are 
also important for a flight hardware design of a doppler extractor. 
These include cost, power consumption, weight, volume, circuit 
complexity and reliability. While these parameters do not vary 
significantly, they do affect the total error budget . 
. 
For example, in the selection of frequency multipli~ation, or 
frequency translation, there is little advantage of one system 
over the other in terms Df cost, power consumption, weight, etc. 
Frequency multiplication requires 'the addition of a frequency 
multiplying veo loop, whereas frequency translat~on requires 
substitution of the multiplying loop with a fixed injection' 
oscillator or phase lock-loop. Both of these tecnliiques therefore 
require approximately the same amount of hardware. However, 
because the error sources are affected significantl~ the system 
trade-offs and optimizations hove primarily concentrated on 
minimizing the total error budget. 
5.2 SYSTEM SELECTION 
lhe error analysis has shown that only the quantization error and 
noise induced jit~er errors are sensitive to the S-band trans-
ponder interface techniques. The quantization error is directly 
pro p 0 r t ion a 1 to R, the rat i 0 a f S - Ban d do P P 1 e r to a r i t h met i c 
synthesiz~r doppler. Thus, in multiplying the synthesizer 
frequency directly to the interface frequency, the quantization 
PMOlmJlNG k\lGE BLANK NOT FILMED 
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error is multiplied by the same amount. Translation of the syn-
thesizer frequency does not multiply the error and is thus 
preferred for minimum quantization error. 
However, the quantizatio~ error can be made arbiirarily small 
by choosing the register and accumulator capacities sufficientlY 
large. Thus, either interface techniGue can result in a very 
low quantization error, although frequency multiplication would 
require,about 6 more bits in each of the frequency and accumulator 
registers. 
The jitter error, caused by internal DVeO noise (from spurious 
signals and D/A conversion noise), is higher when the DVeO 
frequency is multiplied rather than translated. Section 4 has 
shown that the internal noise induced jitter results in an S-Band 
doppler error given by 
R 
27Tt/(S/N) loop 
With frequency multiplication, R has a value of Fs BAND/FARITH SYNTH, 
which is at least 2000 for a synthesizer frequency of 1 MHz or less. 
Thus, to achieve 0.01 Hz or less of jitter error, the loop SIN 
ratio would need to be at least 90 dB. 
This SIN level could possibly be achieved but only at the expense 
of designing a very narrow band pass filter on the D/A output,and 
by maintaining the synthesizer frequency very close to ,a integer 
ratio of the clock frequency. For example, if a sawtooth waveform 
is generated"at the D/A output and the pre-filtered spurious signals 
are only 20 dB below" the fundamental signal, then the D/A bandpass 
filter must supply ~n additional 70 dB of spurious rejection., 
Even with a 1 MHz synthesizer frequency, the highest frequency 
spurious signal ~ust be 1/ /--i--01-of the synthesizer frequency 
(3100th harmonic = 1 MHz), or 300 Hz. The filter bandwidth would 
also need to be" in the order of 300 Hz to prevent" several spurious 
signals from occurring in the filter bandpass. This results from 
the fact that the spurious harmonics are spac~d in 300 Hz 
increments. 
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The loop bandwidth must be further reduced to eliminate the noise 
caused by D/A conversion noise. With a 10 bit D/A converter, 
a~4 a clock freq~ency as high as 10 MHz, the overall loop band-
width must be 1.8 Hz (with K = 76 and a 'synthesizer frequency 
of 1 MHz). The use of a 12 bit D/A converter would only increase 
the bandwidth requirement to about ~Hz. These bandwidths are 
not desirable for acquisition and high accuracy tracking. / 
, . 
The frequency translation technique can relax these requirements 
significantly. In the equation for noise induced jitter, R 
has a fixed value of 27.625 (for the 76 MHz transponder interface). 
The SIN required for a 0.01 Hz doppler error (at S-band) then 
becomes only 53 dB. 
The spurious frequencies, however, could be as high as 100 kHz with 
a 1 MHz synthesizer frequency and a 10 MHz clock. Thus, only the lOth 
harmonic of the spurious will fall in the D/A filter pass band. With 
a sawtooth waveform on the D/A output, the 10th harmonic of the 
spuriou's would be only 40 dB below the fundamental synthesizer 
frequency. As will be shown, the use of a triangular wave could 
reduce the spurious levels to -60 dB, with a resultant SIN ratio of 
+frO dB. Further, the bandpass filter could have a bandwidth 
approaching 50 kHz without increasing the noise due to multiple 
s~u~ii at the filter output. 
The D/A conversion noise is also reduced to insignificant levels. 
Based on paragraph 4.2~3.1, a SIN ratio of 100 dB can be achieved 
with a net loop bandwidth of 500 Hz. 
T h us, the t ran s 1 a t i. 0 n t e c h n i que i sap r e· fer red a 1 t ern a t i vet 0 
frequency multiplication and is the technique 'recommended for a 
high accuracy one way doppler extractor. 
5.3 PERFORMANCE OPTIMIZATION 
.,' ~"~-_""""""""· •• "'''''~010_._ .... _\t .... ~,.. ,.,"'<:-.. .......
 
AS the analysis has shown, the quantization error can be made ~ 
a~bitrarily small. The oscillator error can be minimized by using ,'I 
very. st~~le oscillators,if the size and cost are not objectionable. 
The external signal-to-noise ratio is more than adequate for a 'typical 
loop bandwidth (similar to the receiver loop bandwidth). The 
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limitation of the DVeO doppler extractiun technique is the internal 
noise ~nd spurious signals. generated JS part of the arithmetic 
pro c e s s . The f 0 1 low i n 9 t e (; h n i qUe s' can red u c e t his sou r ceo f do P P.l e r 
error below the desired 0.01 Hz accuracy at S-Band. There are un-
doubtedly other spuri ous reducti on: tech"i ques, whfch may be found 
as part of further study during a hardware implementation program. 
5 • 3 • 1 . S Y NTH E'S I Z ERA N 0 e L 0 e K F R E QUE ~ C Y S E LEe T ION 
The spurious signal amplitudes can be made lower by selecting a 
s~nthesizer frequency, which is much lower than the clock frequency. 
Recalling that the highest amplitude spurious, and also the highest 
frequency spurious has a frequency and amplitude given by: 
F SP llJax = 
ASp = max tlR = Fs 
AS'" 
= 
t' max 
F 2 
s 
volts 
,i,n power 
F 2 o ' 
Thus the magnitude of the highest level spurious js decreased in 
power by the square of(NR/N c) or by the square of (FS/Fo)" since the 
synthesizer frequency is ,[FS= (HR/N C) Fo]' A reduction of 
this frequency to l/lOth 'its former value would reduce the 
spurious levels by 20 dB. Alternatively, if the clock 
frequency is increased 10 fold, and F is held cohstant the 
. '
spurious levels are also decreased in amplitude by 2Q dB. 
Thus, .th~ synthesizer clock frequency should be chosen as high 
a!s the digital l~gic will permit, provided other. factors, such 
as power consumption, do not become prohibi~ive. 
Figure 5-1 shows the sensitivity of the maximum spurious level to 
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the ratio of syn'thesizer to cilock freciuency. The results show 
that very 10\'/ spurious levels\ can be achieved «-60 dB for example) 
if the synthesizer frequency is a small fraction of the clock 
frequency (10-3 Fo or less). However, if the syn~hesizer frequency 
must be kept high, to carry a large dop~ler off-set, for example, 
then a value of F IF less than 10-3may only be achieved by 
. s 0 
choosing a very high clock frequency. This would require high 
s pee d, 1,0 g ic c ire u its i nth ear i t h met icc ire u its . 
The frequencies of the high level spurii are shown in the curves 
of Figures 5-2 and 5-3 for a clock frequency of 5111Hz. These 
cu~ves show the high and low frequency spurii that exist when 
Fs is slightly greater than an integer fraction of the clock 
frequency. The curves also show the lack of any spurii for 
synthesizer frequencies at exact integer ratios of the clock~ and 
only a very low frequency spurious when Fs is slightly lower than 
an integer fraction of the clock frequency. Since all other 
spurious signals that might be present on the D/A nutpu~ are lower 
in both frequency and ampl itude ·than the ones shown in the figures, 
the curves represent a worst case envelope for the sburious content. 
The level of the spurii shown in Figure 5-3 are approximately 
20 dB below the synthesizer outputs. If the interface frequency 
is translated, the doppler variation on Fs would be the same as 
at the 76 MHz interface, namely + 2.5 kHz. Thus, if Fs is chosen 
slightly more than 5 kHz below 500 kHz (Fo/10) only one low 
frequency (but high level) spurious will occur. The maximum 
frequency of this spurious would be 50 kHz (as shown in Figure 
5-3) and the 10th harmonic would fall in the synthesizer band pass 
filter response. Thus, after the,filter output the spurious would 
be reduced to -40 dB relative to F . 
s 
A spurious level of -40 dB would result in a d0ppier extraction 
. , 
error of 0.04 ~z .. To reduce this error to 0.01 Hz (-53 dB) would 
require either increasing the clock frequency by four to 20 MHz, 
reducing the syhthesizer frequency to 125kHz, or generating 
triangular. instead of sawtooth waveforms at the D/A output. Any 
one or combination of these techniques could ~e used to reduce 
the spurii amplitude. 
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5.3.2 SYNTHESIZER WAVEFORM FOR LOW SPURI~US LEVELS 
The ba~eline Dveo uses the.arithmeticsynthes;zer with a D/A 
converter directly connected to th~ accumulator output. With 
this technique, the D/A converter output is a sawtooth voltage. 
However, it is possible to add complementing logic to the accumu-
lator outp~t before transfer to the D/A converter. The resultant 
D/~ output would be a bi-polar triangular waveform as shown in 
the diagram of Figure 5-4. 
Also shown in the figure are the accumulator outputs and the 
• required complementing logic for ~ach quadrant of the signa1. With 
this technique the synthesizer output frequency and amplitude is 
given by: 
" 
Fs = NR Fo 
4 N C 
As = + N 2 N (Pea k to Pea k) = 
• 
- c c 
~jotice tha t for the same register number and accumulator capacity, 
\ (for wa v ef orm) the frequency is 1/4 the previous value the sawtooth 
and the amplitude is twice as lal"ge·. The amplitude s h o\'Jn a boY e, 
, by itself mea ns very'little s inc e 'the a c tua 1 amplitude of the D/A 
output can be any.desirable v~lue determined 'by the D/A dr;v'e 
vo fta ge. However, with the aid of Figure 5 ··1 , the amplitude of 
the spurii follow the same relationships as presented earlier, 
, exc e p t tha t 1'1 is replaced by 4 !'lc' Tha t is: c 
Rl = modulo 
, 4Nc 
--' 
NR 
It R2 ='. mod u 1 o· 
NR 
. R 1 
R3 = modulo 
R2 
R 1 
R = modulo R n.. 1 n 
R n-2 
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Re 1 a ti ve to the fundamental eu tpu t, the s pu r i i have f r e que nc i e s 
and amp 1 i tud e s given by: 
Fspn = Rn Fe 
4 H c 
N/ NR Fs ASPl = +, R 4 = = (Pea k to Pea k) ! Fe N 4 !Ic C 
(\ SPn = + Rn(l/~ = 
-
~~n_-_L = Fsp(n_l) (Pea k to Pea k) 
Nc 4 Nc Fo 
In compari ng the above equa tions wi th the equa tions fo'r the sal'l-
tooth \,/aveform, the spuri; freQuencies are identically the sal~le, 
if the residue values are the same. For the same output frequency 
and the same register number, the value 4 !\ for the triangular 
~'1ave \'Iould be identically equal to the value i~c for the sav/tooth 
wave. Thus" the residue values would be ident'ical~y the Sllme and 
all s pur i 0 u s f r e que nc i e san d a III p 1 i tu des ':10 U 1 d beth e sam e . H 0 \'1-
e~er, as shown in Figure 5-5, the triangular output generates 
spurii with triangular waveforms, whereas the sawtooth output 
generated spurii with sawtooth waveforms. 
, , 
There is a significint diff~rence when only high order harmonics 
rif the spurii are present in the filtered output. The harmonics 
of a sawtooth waveform fall off as 1/n2 (in power), \>Jher~as 
the harmonics of a triangula.r wave fall ~ff as 1/n4. Thus, 
if the 11th harmonit 6f a triangular waveform spuriou~ is in 
the pass band of the D/A output filter, then the, spurious 
harmonic would oe41.7 dB lower then the fundamental spurious. 
, . 
For. a comparable sawtooth spurious, the harmonic would only be 
20.8 dB ~elow.the fundamental sp~rious amplit~de. Thus, a 
significant advantage may be achieved in spurious reduction 
by using triangular waves where harmonics of spuriiare expected 
to fa1l i~ the DVeO output passband. Furthermore, there are no 
even harmonics for a truly triangular waveform. 
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5.4 SYSTEM DEFINITION 
The recommended technique for i~terfacing the DVeO with the 
transponder doppler reference frequency is to translate the 
transponder output frequency down to the DVeO frequency. 
5.4.1 BREADBOARD CONFIGURATION 
• A block diagram of the recommended breadboard doppler extraction 
system, jnterfacing at the 76 M~z interface frequency of the 
.Apollo USB transponder is shown in Figure 5-6. The 76.083 MHz 
t ran s p 0 n de r 0 u t put i s t ran s 1 ate d to a 1. 083 t~ H z s i g n al by mea n s 
~ of the 75 MHz fixed injection oscillator. The 1.083 MHz output 
contains a fraction of ·~.h.e 'original doppler signal. 
'} 
The DVCO loop senses the phase error between the DVeO frequency 
and the 1.083 MHz reference, and converts this error to an incre-
mental change (~ NR) in the frequency register number. The 
accumulator generates the linearly increasing numerical values 
which are converted to an analog waveform by the action of the 
D/A conVerter. The bandpass filter reduces the spurious'signals, 
the D/A staircase levels and the D/A noise. The band~ass filter 
could be tuned to a harmonic to provide a small amount of frequency 
multiplication (K=l or a small integer value) to ~upply the phase 
detector with a 1.083 MHz DVeO frequency. By cho~sing the synthe-
sizer clock freque~cy close to an integer mul~iple of the output 
frequency, the amplitude of the filtered spurious signals is 
minimized. If K had a value of 1, the synthesizer frequency would 
be 1.083 [11Hz, which is almost half way between Fo/4 = 1 .. 25 MHz 
and Fo/5 = 1.00 MHz. However, if K had a villue of.2, the synthesizer 
frequency would be 541.667 kHz which is about 14 kHz below Fo/9 
=555.556 kHz. Thus, a value of 2 tor K allows the synthesizer 
frequency to be chosen near a sub harmonfc of the clock frequency 
for low spurious levels. 
5.4.2 FLIGHT HARDWARE eONFIGU~ATION 
A configuration ~hat could 6perate from any of four S-band fre-
quencies is derived from the flight hardware design of Volume 1 
and is ~howri in Figure 5-7. The Space Shuttle clock frequency is 
specified at Fo = 4.608 MHz, while typical S-band receiver interface 
.. - ........ 
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frequencies are 18.4791667 MHz and 19.062~ MHz. T~e previously 
selected offset frequency of 49 x 4.608 MHz = 18.816 MHz would 
result ,in doppler 'reference ffIquencies of 33'6.833 kHz and' 
246.5 kHz respecti ve ly. Locki ng to. thes~ fr~qllenci es is 
'definitely within th~ capabilities of the arithmetic synthe-
's; zer DVCO 
I 
Alternately an even simpler offset frequency of 4x4.608 MHz = 
'18.432' MHz may be considered. The resulting difference frequencies 
would then be 39.667 kHz, and 630 kHz, respectively. Again the 
DVCO can lock directly to these frequencies or a low order harmonic 
may be used if this proves advantageous. The exact choice would be 
made when the S-band transponder for the Space Shuttle is further 
definitized and all interface frequencies are firmly specified 
by the selected contractor. 
5~5 IMPLEMENTATION CONSIDERATIONS 
The Dveo doppler extractor consists of three functional units, 
namely ihe frequency translator, the DVeO and the digital processor. 
The frequency translator used in a breadboard,with the Apollo USB 
tra~sponder a t the 76. 083 [~Hz interface, \'Joul d be the same as the 
75 MHz injection oscillator/mixer used in the verni~r breadboard 
descr.ibed in Volume 1. The digital processing functions ·of time 
ihtetval counting~· doppler cycle count~ng, fractional cycle compu-. . 
tation,displaY and computer formatting as well as display parameter 
computation would be petformed by a microprocessor with a 
minimum of dedicated hardware circuits. Use of a more powerful 
microprocesso~ than the one described in Volume 1 will result 
in a significant reduction of the amount ·of dedicated hardware 
qnd a net reduction in the overall package count. 
Digi.ta'l technology continues to improve, and microprocessor 
techniqueshav~ developed to the point where the use of a general-
purpose microprocessor is practical.for the processing of all the 
~doppler extractor data. It is proposed that all of the processing, 
mod~ ~ontrol, and computer interface functions be performed by a 
microprocessor. A bit-slice unit, expandable to a 32-bit word 
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length is prefeired. This approach would result in a substantial 
reduction in the hardware package count, at the expense of increased 
software complexity. For example, performing the binary-to-BCD 
conversion of the extractor data in the microproc~ssor software 
would eliminate fully half of the counter and latch stages required 
in the existing vernier technique breadboard. 
With the development of impl~oved compilers and assemblers for the 
new mi~roprocessors, the software design should become increasing~y 
simpler. Thus in the long run this appr~ach will become more 
ptactica1 for use in the extractor, as well as other spacecraft 
navigation equipment functions. 
The ~rithmeticsynthesizer (DVCO) ~s currently being developed by 
RCA in LSI form under Air Force Contract F336l5-74-C-1123. All 
digital logic including the frequency register, the phase register, 
and the adder are being placed on a single LSI array in units of 
8 stages. Three chips would thus constitute a 24 stage arithmetic 
synthesizer. The design uses silicon gate double epitaxial CMOS/SOS 
te~hnology to allow ope~ation at clock frequencies up to 20 MHz 
at relatively low power dissipation. The projected array size is 
214 mils x 178 mils and it will contain about 1060 devices. The 
array is similar in density to previously processed 8 bit x 8"bit 
) j multiplier arrays .which have exhibited good yield" characteristics 
during processing and test. 
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Butler 
[S4} WAVEFORM GENERATOR 
(72) Inventor: Jaquith Gould Butler, Cherry Hill. 
N.J. 
(73) Assignee: RCA Corporation, 
[22) Filed: Aug. 9, 1971 
(21) App!. No.: 170,296 
Related U.S. Application Data 
(631 Continuation of Ser. No. 836,751, June 26, 
1969, abandoned. 
[52) U.S. CI ............... 340/347 DA, 235/197, 328/14, 
328/181,328/185,2351I75 
[51). Int. ct .............................................. H03k 13/02 
[58] Field o[ Se.'1rch ... 307/227, 228; 325/38; 328/13, 
328/14,181,185,186; 235/197,150.53, 
175; 340/347 DA 
[56) References Cited 
3.337,863 
3.349,195 
3,490,049 
UNITED STATES PATENTS 
8/1967 Lender ........................ 325/38 
10/1967 Gray ...................... 340/347 X 
1/1970 Choquet et aI ........ 340/347 X 
[IS) 3,689,914 
[45) Sept. 5, 1972 
Primary Examiner-lllOmas A. Robinson 
Assistant Examiner-Charles D. Miller 
Attorney-Edward J. Norton 
(57] AnSTRACT 
A waveform generator is disclosed in which a constant 
. binary signal is applied to a digit·.l accumulator. For 
every clock pulse, the accumulator adds the binary 
signal and its stored contents and then stores the 
added sum. Periodically the accumulator becomes full 
and i1t the next clock pulse, the value of the contents 
returns to approxirnateiy zero. The stored signal from 
the accumulator is applied to a digital-to-analog con-
verter and an analog signal is derived therefrom cor-
responding to the binary number stored in the accu-
n~u!ator. A periodic wave appears at the output of the 
dlgltal-to-analog converter having a frequency equal 
to K/2N Xfc where K is the analog value of the con-
stant, N the number of stages in the accumulator, and 
. Ie the clock frequency. This frequency can be varied 
within one clock cycle without causing 11 phase di~con­
tinujty in the output signal by merely changing the 
value of the constant bina!)' signal. 
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WAVEFORM GENERATOR Referring now to. FIG. I, variable freql~ency 
This is a continuation of my copending application, waveform generator 10 includes a digital generator 1.2 
Ser. No. 836,751, filed June 26, 1969 and now aban- and a digital generator control 14, digital accumulator 
.cloned. 16, digital-to-analog convertor 18, and clock 20. 
This invention relates to waveform generation and 5 Digital generator 12 and digital generator control 14 
rt&ore particularly to apparatus for generating a con- act together to produce a desired digital number in bi-
stant frequency waveform in which the frequency may nary form of M digits at a plurality of outputs B~ -8", 
be changed within one cycle. thereor. There I!; included in generator 12 a series of 
In existing frequency synthesizers or other types of ' gates which are responsive to digital generator control 
waveform generators, a major problem is changing the 10 1 ... such that by a mere change of the setting of control 
frequency of the waveform during the operation of the 14, generator 12 will provide a difTerent binary signal at 
equipment with which the generator is associated. its outputs. The least significant dieit of the number ap-
When it is desired to chnnge the frequency of the volt- pears at output B. and the most significant digit of the 
age controlled oscillator of a lypical digital frequency 15 number appenrs at output Dm. Thus, if a digital num ber 
synthesizer, the divisor of a variable dividing network is corresponding to "2" were desired, output B
t 
would be 
,<hanged causing an imbalance in the phase lock loop. in the "I It state and output~ B II and 03 -0", would be in A phase comparator then chanr,es the control voltage 
the "0" state, since the binary number 0-1-0-0 ... 0 IIPplied to the oscillator causing it to o3cillate at a dif-
corresponds to the number "2". ferent frequency. Eventually the loop again becomes 
phase locked and a constant frequency is attained. 20 Accumulator 16 is a digital accumulator which at 
However, it takes a considerable time to relock the every clock puJseJ~ from clock 20 adds the value of the 
loop and durine this time the oscillator is osciliating at binary number applied thereto to a number already 
many different freql!encies none of which are desired. stored therein and replaces the stored number with the 
One serious consequence of this is that during the lock- SUIll. In wavefonn gcnerator 10, accumulator 16 is an N· 
up time, it is impossible to properly optlrate the equip- 25 stage accumulator where N ;. hJ. Each of the first M 
ment to which the oscillations are applied due to the stag!:s of accumulator 16 has a corresponding one of 
fact that the undesirable frequencies are occurring. the outputs O. -Dr.! of digital generator 12 applied to it. 
'The above problem is clearly perceived when for in- Thus, the B. output from digital generator 12 is applicd 
stance, it is desired to use a frequency to control the to the tirst stase the D2 output to the second stage and 
speed of a motor. If it is desired to reduce the speed by 30 so forth. Accumulator 16 has a plurality of outputs, A. 
10 percent, a mere change of the dividing network i!l -A., each of which is an· output of a corresponding 
the phase lock loop type frequency synthesizer will stage, and each of which will have a .. I" or a "0" 
eventually do this but in the mean time the synthesizer thcieat. The outputs A. -An of ~\ccum ulator '16 are cou-
will be at frequencies quite a bit or higher or quite a bit pIce! to digital-to-analog converter 18 which converts 
lower than either the desired or the initial frequency. 35 the then existing stored binary number appearing at 
Thus the motor will be speeding up and slowing down these outputs into::m analog voltage. 
~urillg this time, and generally, this can not be Waveform generator 10 is arranged so that three dif-
tolerated. Ideally one wishes to be able to change the ferent types of frequency varying waves can be ob-
frequency instantaneously or at least within. one cycle 40 tained therefrom. Oy taking the signal from the final 
~o that at one instant the old frequency is occurring and stage output A. of accumulator 16, n square wave may 
_he next instant the new frequency is occurring. be obtained and the digital-to-analog 18 converter 
In another type offl'equency synthesizer it is possible would be unnecessary. On the other hand, by including 
to change frequencies by switching different crystals digital-to-analog converter 18 in the system and taking 
into and out of the oscillator circuit, but again this type 45 the output signal therefrom, either a 'sawtooth wave or 
, of synthesizer produces large phase and amplitude a triang!e wave may be obtained, depending upon the 
transients when the switching occurs. position of switch 22. If switch 22 is set at the "saw-
It is an object of this invention to provide an im. tooth". position a shwtooth wave appears at the output 
proved variable frequency waveform generator.. of digital-to-analog converter 13 lind if switch 22 is set 
There is prQvided means for generating a digital 50 in the "triangle" position, a triangle wave will appear at 
signal which is applied to an accumulator. The accumu- the Olltput of diftital-to-analog converter 18. The imp le-
lator accumulates and stores a digital signal and the 
,output of the accumulator is ap'plied to a digital-to- mentation of this feature is explained hereinafter, 
Referring now to FIG. 2, u more detailed diagrum of 
. 'analog converter which reads the stored contents of the 
a four N sta~e 24, 26, 28 and 30 accumulator 16 is accumulator in analog form. The accumulator 
S5 shown where M is equal to three. In accllmulator l(i, genel'utes a wave having a frequency which is deter-
mined by the digital signal applied to the accumulator. tnen! iq an adder circuit 31, 3.1, 36 and 38, a store cir-
The invention is bettcr understood with reierence to cuit 40, 42, 44 and 46 and an exclusive OR gale 50, 52, 
the drawing in which: 5.', and 56 for each stage and uiso (1n Qverflow store cir-
FIG. 1 is'a block diagram !of a waveform generator cuil48. There is also provided a time patch 58. 
according to one embodiment of the invention; 60 Each of the store circuits 4Q ... 48 is a conventional 
FIG. 2 is a block diagram of the accumulator shown flip-flop operating in the J-K mode with two con.trol in-
• FIG 1 puts J and K, a trigger input '1', and two outpUts, ,,\,,' In .; 
FIG. 3 is a diagram of one stage of the accumulator and "0". l11c signal at the "\" olltput of euch store cir-
shown in FIG. 2; and 65 cuit 40-48 will be designuted as the S,r signnl where .l' 
FIGS. 4 through 6 are digital tables and correspond- corresponds to the stage of the accumulator in 
ing waveforms useful in describing the operation of the question. Thus the S. signal is the sigllal appearing at 
invention. . the output of store. circuit 40 in ~tage 24 . 
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Each of the adder circuits 32--38 is what is commonly J input a "'" to the K input, and a "0" to the carry out-
known as a full adder or in other words, a set of logic put. If a "I" is applied to the J input and "0" to the K 
.) sates which adds at least two binary numbers and pro- input of any particular one of the store circuits, the oc-
. vides signals at a sum output and a ~arry output. A currence of a pulse at the trigger input, which is being 
d~tailed description of the logic circuit of anyone of 5 applied from time patch 58, will cause the "I" output, 
the adder circuits 32-38 is given in connection with or the S .. signal, to go to the "I " state if it is not already 
. FIG. 3 hereinafter. Each ~ldder circuit has three inputs there. On the olher hand if the J input is "0" and the K 
and three outputs. A respective one of the ill' signals input is "''', the occurrence of the trigger pulse will 
from digital generator 12 is applied to a first one of the cause the "\" output, or the S .. signa', to then go to the 
inpul~ of each adder. If there is no corresponding 13 10 "0" state if it is not already there. . 
signal for the adder in question (such as adder 38) it The "I " output of each store circuit 40-48 is applied 
will be assumed that the signal at that input is always to one input of corresponding exclusive OR gate 
"0". Two of lhe three outputs from each adder arc cou- 50-56. The second input of the exclusive OR gates 
pled respectively to the J and K inputs of the cor- 15 SO-56 are coupled to switch 22 and will have a "'" or 
responding store circuits 40-46. These two outputs will "0" applied thereto. A respective one of the A, - A~ ac-
always have opposite polarity signal appearing thereat. cumulator Olltput signals is taken f.om the output of 
The third output of each adder circuit 32-38 is the each exclusive OR gate 50-56, and its value is deter-
carry output and is applied to the second input of the mined by the signais applied to the two inputs of that 
next stage adder circuit if any, as the carry input signal. 20 gate. Thus, if the two inputs arc the same, that is, both 
As used herein, the signal appearing at the carry output "0" or 'bqth 1\ i ", the corresponding Az signal will be 
of each adder circuit 32-3S is designated as the Cz "0'';'011 tlie other hand. if the two inputs are opposite, 
signal where x refers to the particular sta~e with which the A:: !:ignal will be "I". . 
the adder is associated. Thus, the C~, signal will be aI'- Reference is now made to FIG. 3 in which a detailed 
plied to the carry input of each adder circuit, it should 2S diagram of one stage of accumulator 16 which per-
be noted that the first stage 24 adder circuit 32 has no forms the operations just described is shown. The carry 
carry input signal applied thereto. The C~ signal from signal from the previ0us stage is de!lignated C~l and is 
the carry output of the forth stage 30 is applied directly applied to invertor 70. In FIG. 3, the C signal is the C .. _, 
to the J input of store circuit 48 and through invertor signal and the output of invertor 70 is the C signal. A B,r 
6.0 to the K input of store circuit 43. The S signal at t110 30 signal from the corresponding stage 0'[ digital generator 
"I" output of each store circuit 40-46 is a?plied as the 12 is applied to invertor 72. In FIG. 3, the B signal is the 
third and final input to its corresponding adder circuit Bx signal and the T:i signal is th'c signal at the output of 
32-38. invertor n. Similarly, the S~ signal is applied to inver-
The S, - S~ signals arc applied to a first input of a cor- tor 74 and a signal designated as the S~ signal. )pears at 
responding exclusive OR gate 50-56. The S~ signal is 35 the output thereof. 
applied to switch 22 which includes two switching arms Six two-input AND gates 76, 78, 80, 82, 84' and 86 
62 and 64 each of which may be in either of two posi- arc provided for deriving the signal to be applied to the 
tions, 1 or 2. When the swi-tciJing arms 62 and 64 are in J and K inputs of store fli'p-llop 33. The Band C signals 
position 1, which corresponds to sawtooth position of 40 ~!e applied to the inputs of AND gate 76 and the Band 
switch 22 in FIG. i, thi) second input to each of the ex- C signals arc applied to the inputs of AND gates 7(;. 
elusive OR gates 50-56 will be at ground potential, or The a and C signals are applied to the inputs of I.ND 
in the "0" state. If the switching arms 62 and 64 of gates SO and 13 and CsignaJs are applied to the inputs of 
switch 22 are changed to position 2, as shown by the AND gates l:l2. The outputs of AND !late 76 is coupled 
dotted line in FIG. 2, a triangle wave can be obtained. 45 to the anode of diode 9t) and the ca!hode of diode 90 is 
In this situation the S~ signal is applied to the second coupled to the output of AND gate 78 and one input of 
input of each of the exclusive OR gates 5G-S6. Timing AND gate 84. The OUlputs of AnD gates 80 and H2 are 
patch 58 is responsive to the clock signal ir and pro- coupled together ar..d'toone input of A0ID gate 86. The 
vides five output signals dcsigllatedJ~J<2.Jc3.Je~ andic5 second input of AND gate 1!4 is coupled to thc" I" oUl-
each of which has the same frequency as the/e signal. 50 put of store flip flop B3 at which appears the Sl' sil!,nal 
Accumulator 16, as shown in FIG. 2, operates in the and the ~econd input of AND gate 86is coupled to the 
following manner. Each of the adder circui{s 32-33 will "0" output of store: iiJip-flop (:3 at which appears the S,r 
add the binary value the B, C, and S signals applied to it signal. The outputs !0f AND gat'd 84 and 86 arc cou-
and apply either a '" " or a "0" to the output couplt:d pkd together and aF,;plied directly to the J input of store 
to the J input of the corresponding store circuit, a "0" 5S flip-flop fig and through invertor 92 to the K input of 
or a "'" to the output coupled to the K input of the cor- storc (!ip-flup 1-':3. 
responding store circuit, and a " J " or a "0" to the carry The output of invertor 92 is also coupled to one in put 
output. instance if the 8, C, and S signal applied to of AND gate 94, T!u:,B and C signals are applil!d to two 
adder circuit 34 arc all'''1 ", a "I " will be applied to the input OR gate 96, tbcoutput of which is coupled to the 
J input and a "0" to the K input of store circuit 42, and 60 other input of A~.;:tp ,~ate 94. The output of At~D gate 
a "'" signal will appear at the carry output from the 94 is coupled to the junction of AND gate 76 and the 
adder 34. If two of the three signals an~ '" ", a "0" will anode of diode 90 ;rmd the output carry signal C.r for 
be applied to the J input, a "1" to the "K" input, and a that stage appears rut ttihllt coupling. The trisp,cr input T 
"1" to the carry output; if bnly one of the signals is '" ", 65 of store flip·nop "tIS) iis coupled a respective one of if 
• "." will be applied to the J input, a "0" to the K in- signals from patch ootwork 58 (dcsignatedfe.r herein). 
put, and a "0" to UIC carry output; and finally if all The "'" output cIf!..'ltore I1ip-flop 88 is applied to olle 
three of the signals nrc "0", a "0" will be applied to the input of AND gate 98 with the other input being cou-
A .. 8 
